mc68hc908kx8 Freescale Semiconductor, Inc, mc68hc908kx8 Datasheet - Page 153

no-image

mc68hc908kx8

Manufacturer Part Number
mc68hc908kx8
Description
M68hc08 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc68hc908kx8CDW
Manufacturer:
FSC
Quantity:
364
Part Number:
mc68hc908kx8CDW
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc68hc908kx8CDWE
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mc68hc908kx8CDWE
Quantity:
588
Part Number:
mc68hc908kx8MDWE
Manufacturer:
MOT
Quantity:
6 238
Company:
Part Number:
mc68hc908kx8VP
Quantity:
13
14.5 TBM Interrupt Rate
The interrupt rate is determined by the equation:
where:
As an example, a clock source of 4.9152 MHz and the TBR2–TBR0 set to {011}, the divider tap is 128
and the interrupt rate calculates to 128/4.9152 x 10
14.6 Low-Power Modes
The WAIT and STOP instructions put the MCU in low power-consumption standby modes.
14.6.1 Wait Mode
The timebase module remains active after execution of the WAIT instruction. In wait mode the timebase
register is not accessible by the CPU.
If the timebase functions are not required during wait mode, reduce the power consumption by stopping
the timebase before executing the WAIT instruction.
14.6.2 Stop Mode
The timebase module may remain active after execution of the STOP instruction if the internal clock
generator has been enabled to operate during stop mode through the OSCENINSTOP bit in the
configuration register. The timebase module can be used in this mode to generate a periodic wake up
from stop mode.
If the internal clock generator has not been enabled to operate in stop mode, the timebase module will
not be active during stop mode. In stop mode, the timebase register is not accessible by the CPU.
If the timebase functions are not required during stop mode, reduce power consumption by disabling the
timebase module before executing the STOP instruction.
Freescale Semiconductor
f
Divider = Divider value as determined by TBR2–TBR0 settings. See
TBMCLK
= Frequency supplied from the internal clock generator (ICG) module
Do not change TBR2–TBR0 bits while the timebase is enabled (TBON = 1).
MC68HC908KX8 • MC68HC908KX2 • MC68HC08KX8 Data Sheet, Rev. 2.1
TBR2
0
0
0
0
1
1
1
1
t
TBMRATE
Table 14-1. Timebase Divider Selection
TBR1
=
0
0
1
1
0
0
1
1
----------------------- -
f
TBMRATE
1
NOTE
6
= 26 µs.
=
-------------------- -
f
Divider
TBMCLK
TBR0
0
1
0
1
0
1
0
1
Divider Tap
Table 14-1.
32768
8192
2048
128
64
32
16
8
TBM Interrupt Rate
153

Related parts for mc68hc908kx8