mc68hc08az60 Freescale Semiconductor, Inc, mc68hc08az60 Datasheet - Page 205

• Manufacturer Part Number: mc68hc08az60
• Description: M68hc08 Family Of 8-bit Microcontroller Units Mcus
• Manufacturer: Freescale Semiconductor, Inc

33-sci
MOTOROLA
Software latency may allow an overrun to occur between reads of SCS1
and SCDR in the flag-clearing sequence.
flag-clearing sequence and an example of an overrun caused by a
delayed flag-clearing sequence. The delayed read of SCDR does not
clear the OR bit because OR was not set when SCS1 was read. Byte 2
caused the overrun and is lost. The next flag-clearing sequence reads
byte 3 in the SCDR instead of byte 2.
In applications that are subject to software latency or in which it is
important to know which byte is lost due to an overrun, the flag-clearing
routine can check the OR bit in a second read of SCS1 after reading the
data register.
Freescale Semiconductor, Inc.
bit in SCC3 is also set. The data in the shift register is lost, but the data
already in the SCDR is not affected. Clear the OR bit by reading SCS1
with OR set and then reading the SCDR. Reset clears the OR bit.
Serial Communications Interface Module (SCI)
For More Information On This Product,
1 = Receive shift register full and SCRF = 1
0 = No receiver overrun
BYTE 1
BYTE 1
Go to: www.freescale.com
READ SCS1
READ SCDR
SCRF = 1
Figure 15. Flag Clearing Sequence
BYTE 1
OR = 0
READ SCDR
READ SCS1
DELAYED FLAG CLEARING SEQUENCE
NORMAL FLAG CLEARING SEQUENCE
BYTE 2
BYTE 2
SCRF = 1
BYTE 1
OR = 0
READ SCDR
READ SCS1
Serial Communications Interface Module (SCI)
SCRF = 1
BYTE 2
OR = 0
Figure 15
BYTE 3
BYTE 3
MC68HC08AZ60 — Rev 1.0
READ SCDR
READ SCDR
READ SCS1
READ SCS1
SCRF = 1
SCRF = 1
BYTE 3
BYTE 3
shows the normal
OR = 1
OR = 0
BYTE 4
BYTE 4
I/O Registers
205