dp83261 National Semiconductor Corporation, dp83261 Datasheet - Page 28
dp83261
Manufacturer Part Number
dp83261
Description
Bmac Device Fddi Media Access Controller
Manufacturer
National Semiconductor Corporation
Datasheet
1.DP83261.pdf
(132 pages)
- Current page: 28 of 132
- Download datasheet (2Mb)
Bit
D0
D1
D2
D3
6 0 Control Information
Option Register (Option)
The Ring Engine supports several options These options are typically static during operation but may be altered during
operation This register is initialized to Zero after a master reset
ACCESS RULES
REGISTER BITS
ITC
D7
Address
Symbol
ESA
ELA
ITR
IRR
01h
EMIND
D6
Enable Short Addressing Enables the setting of A Flag on matches of received Short Destination
Addresses with MSA Enables the setting of M Flag and stripping on matches of received Short Source
Addresses with MSA
Permits transmission of frames with Short Addresses Frames with Short Addresses can be transmitted when
Short Addressing is not enabled if the SA Transparency option is selected
Void frames are sent with the Short Address if ESA is set to One If ESA is Zero and ELA is One Void frames
are sent with the Long Address
When both the ESA and ELA bits are Zero the ring is effectively interrupted at this station The token capture
process and Error Recovery logic are suspended and no frames are repeated Immediate requests are
serviced if the SA Transparency option is selected
Enable Long Addressing Enables the setting of A Flag on matches of received Long Destination
Addresses with MLA Enables the setting of M Flag and stripping on matches of received Long Source
Address with MLA
Permits transmission of frames with Long Addresses Frames with long addresses can be transmitted when
long addressing is not enabled if the SA transparency option is selected
Claim and Beacon frames are sent with the Long Address if ELA is One If ELA is Zero and ESA is One Claim
and Beacon frames are sent with the Short Address
When both ESA and ELA are Zero the ring is effectively interrupted at this station The token capture process
and Error Recovery logic are suspended and no frames are repeated Immediate requests are serviced if the
SA Transparency option is selected
Inhibit Token Release When bit ITR is set to One the station will not issue a token after winning the Claim
Process The station remains in the Claim state while the station’s Claim frames are returning to the station
and it has won the Claim Process At this point the station is in control of the ring as long as no Higher Claim
or Beacon frames are received
While in control of the ring the station may transmit special Claim or Management frames for a variety of
implementation specific purposes For example the station might send out a Claim frame with a unique
identifier to make sure that another station with its address and TREQ is not also Claiming
Inhibit Recovery Required When bit IRR is set to One the Ring Engine does not take the transitions into the
Claim state (T4) This option inhibits all the recovery required transitions as defined in the FDDI MAC Standard
This bit does not inhibit entry to the Claim state on a Claim Request generated at the MAC Request Interface
via the Function Register
This option can be used to guarantee that implementation specific Beacon frames will be transmitted from the
Beacon state It is also useful in systems where Local Address Administration is used to prohibit stations with
the Null Address (or any address) from Claiming The option could also be used to enable the use of the Ring
Engine in full duplex applications (in conjunction with the Inhibit Repeat option) to disable the recovery timers
IFCS
D5
Always
Read
IRPT
D4
(Continued)
Always
IRR
Write
D3
ITR
D2
28
ELA
D1
Description
ESA
D0
Related parts for dp83261
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Freescale Semiconductor Technical Data
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Self-calibrating 12-bit Plus Sign Serial I/o A/d Converters With Mux And Sample/hold
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Pllatinum Tm Fractional N Rf / Integer N If Dual Low Power Frequency Synthesizer
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Pllatinum? 2.0 Ghz Frequency Synthesizer For Rf Personal Communications
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Pllatinumtm 160 Mhz Frequency Synthesizer For Rf Personal Communications
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Dual N-channel Enhancement Mode Field Effect Transistor
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Video Amplifier System (obsolete)
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Synchronous Step-up DC/DC Converter For White Led Applications
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
CLC420 - High Speed, Voltage Feedback op Amp, Package: Lcc, Pin Nb=20
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Monolithic Triple 4.5 CRT Driver
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Differential Video Amplifier
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
ADC10061 - 10-Bit 600 NS A/D Converter With Input Multiplexer And Sample/Hold, Package: Soic Wide, Pin Nb=20
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
DS36277 - Dominant Mode Multipoint Transceiver, Package: Soic Narrow, Pin Nb=8
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Printer Solenoid Driver
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Quad High Speed Trapezoidal Bus Transceiver
Manufacturer:
National Semiconductor Corporation
Datasheet: