pxb4340e Infineon Technologies Corporation, pxb4340e Datasheet - Page 127

• Manufacturer Part Number: pxb4340e
• Description: Atm Oam Processor Aop
• Manufacturer: Infineon Technologies Corporation

data from a former RMW cycle is lost during write-only-access (bit 0 of register RMWC equal to
’1’). During read or modify the external RAM parity-check will be done. While RMW is active, the
registers RMWC and RMWADR are writeprotected.
When the microprocessor should insert cells, e.g. PM or CC, follow this guideline :
1.
2.
3.
If a cell arrives at the AOP, the microprocessor must perform the following operations :
1.
2.
3.
4.
The cell will be read in the same order as the transmit cell, i.e. address 80 to 9C.
Here is an example for the usage of the SCAN.
1.
2.
3.
4.
The registers in the SCAN block are write protected during the SCAN operation.
Data Sheet
Write the cell data into the transmit cell payload registers TXR0..26 (see
page 67 and
If the cell is to be inserted in downstream direction set bit 0 of the transmission command
register TMCR (see
If both bits are set to ’1’, the AOP reacts in the same way as if only bit 1 is set.
After the insertion of the microprocessor cell into the datastream, the choosen bit in register
TMCR will be reset by the AOP.
The AOP signals the availability of arrived cells by setting bit 9 of the interrupt register ISR0
(see
The microprocessor has to read the receive cell register RXRCEL for 27 times.
Bit 6 of the UDF2 octed will indicate the source of the arrived cell (’0’ = downstream).
After the 27th read access the AOP will reset bit 9 of ISR0.
Setup the connections in the external RAM using RMW.
For general adjustement of the SCAN procedure, the microprocessor has to write the first
LCI to be processed into register SCCONF4 (see
to be processed into register SCCONF5 (see
for SCP and SCPTOL into register SCCONF2 (see
intended. Set bit 3 of the DMA configuration register DCONF (see
to the respective value for normal or compressed mode. Additionally write the index value
to the same register (bit 2..0). Write DMA data to registers DWDRL and DWDRH (see
and DMRH (see
for the OAM are needed when use of OAM is intended. Herefore setup the counter limits
for state transitions in the registers SCCONF0 and SCCONF1 (see
and
The SCAN mechanism is started by the following actions. Write respective settings to the
SCAN command register SCCONF3 (see
by setting bit 0. This bit is reset as soon as the SCAN mechanism is started internally.
The SCAN is finished when the start bit is reset and bit 0 of the SCAN status register is
equal to ’0’ (see
page 48). Further some adjustments for DMA are needed when use of DMA is
page 74 and
page 83).
page 79).
page 68).
page 75 and
page 81).
page 69). Otherwise set bit 1 (for upstream direction).
4-127
page 74) and the RMW mask to registers DMRL
page 80). The SCAN is started
page 75). At last adjustments
page 81). Write the values
page 80) and the last LCI
page 79 and
page 77)
page 78
04.2000