pxb4340e Infineon Technologies Corporation, pxb4340e Datasheet - Page 82

• Manufacturer Part Number: pxb4340e
• Description: Atm Oam Processor Aop
• Manufacturer: Infineon Technologies Corporation

Read only Address BF
Value after reset 8000
Interrupt bits signal unpredictable events to the controlling microprocessor, e.g. errors. Each
interrupt bit signals a different event. Events which are associated to a certain connection, as
e.g. the misinserted OAM cell interrupt are stored additionally also in the external connection
RAM under the respective LCI entry. If one of these interrupt indications is set the corresponding
error might have occured for at least one or more connections. Thus the microprocessor has to
check all entries of the connection RAM dedicated to the respective direction for the indicated
error.
To clear interrupt bits the microprocessor must write a ’1’ to the respective bit. Writing a ’0’ has
no effect. This behaviour simplifies interrupt management by separate interrupt routines. After a
HW interrupt more than one interrupt bit might be set. Then each interrupt routine can clear the
respective bit separately after having checked or corrected the interrupt cause.
Data Sheet
DE
DF
LCIS(13:0)
DE
DF
H
DMA buffer empty = 0 words in FIFO.
DMA buffer full
Currently processed LCI up- and downstream. Internal state for
debugging.
H
32 words in FIFO.
LCIS(7:0)
3-82
LCIS(13:8)
04.2000