mc9s08dz32 Freescale Semiconductor, Inc, mc9s08dz32 Datasheet - Page 379

no-image

mc9s08dz32

Manufacturer Part Number
mc9s08dz32
Description
Hcs08 Microcontrollers 8-bit Can Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s08dz32ACLC
Manufacturer:
OMRON
Quantity:
20 000
Part Number:
mc9s08dz32ACLC
Manufacturer:
FREESCALE
Quantity:
4 354
Part Number:
mc9s08dz32ACLC
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s08dz32ACLC
Manufacturer:
FREESCALE
Quantity:
4 354
Part Number:
mc9s08dz32ACLF
Manufacturer:
FREESCALE
Quantity:
870
Part Number:
mc9s08dz32ACLF
Manufacturer:
FREESCALE
Quantity:
5 000
Part Number:
mc9s08dz32ACLF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s08dz32ACLF
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mc9s08dz32ACLF
Quantity:
300
Part Number:
mc9s08dz32ACLH
Manufacturer:
FREESCALE
Quantity:
201
A.12 AC Characteristics
This section describes ac timing characteristics for each peripheral system.
A.12.1
Freescale Semiconductor
1
2
3
This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to
override reset requests from internal sources.
When any reset is initiated, internal circuitry drives the RESET pin low for about 34 cycles of t
clock frequency changes to the untrimmed DCO frequency (freset = (f
reset to 0; and there is an extra divide-by-two because BDIV is reset to 0:1. After other resets, trim stays at the pre-reset value.
Timing is shown with respect to 20% V
Nu
m
1
2
3
4
5
6
7
8
T
C
Control Timing
Bus frequency (t
Internal low-power oscillator period
External reset pulse width
Reset low drive
Active background debug mode latch setup time
Active background debug mode latch hold time
IRQ/PIAx/ PIBx/PIDx pulse width
Port rise and fall time —
Low output drive (PTxDS = 0) (load = 50 pF)
Port rise and fall time —
High output drive (PTxDS = 1) (load = 50 pF)
Asynchronous path
Synchronous path
RESET PIN
Slew rate control disabled (PTxSE = 0)
Slew rate control disabled (PTxSE = 0)
Slew rate control enabled (PTxSE = 1)
Slew rate control enabled (PTxSE = 1)
2
cyc
= 1/f
3
2
Rating
Bus
DD
1
MC9S08DZ60 Series Data Sheet, Rev. 3
)
and 80% V
Table A-13. Control Timing
Figure A-2. Reset Timing
DD
levels. Temperature range –40°C to 125°C.
3
3
t
extrst
t
t
t
dco_ut
Symbol
ILIH,
Rise
Rise
t
t
t
MSSU
t
t
rstdrv
f
extrst
MSH
LPO
Bus
, t
, t
t
IHIL
)/4) because TRIM is reset to 0x80 and FTRIM is
Fall
Fall
1.5 x t
34 x t
1.5 t
700
100
Min
dc
25
25
cyc
cyc
Appendix A Electrical Characteristics
cyc
cyc
Typical
. After POR reset, the bus
40
75
11
35
1300
Max
20
MHz
Unit
μs
ns
ns
ns
ns
ns
ns
ns
379

Related parts for mc9s08dz32