xr17c152im Exar Corporation, xr17c152im Datasheet - Page 27

• Manufacturer Part Number: xr17c152im
• Description: 5v Pci Bus Dual Uart
• Manufacturer: Exar Corporation

áç
áç
REV. 1.2.0
The receiver section contains an 8-bit Receive Shift Register (RSR) and Receive Holding Register (RHR). The
RSR uses the 16X or 8X clock for timing. It verifies and validates every bit on the incoming character in the
middle of each data bit. On the falling edge of a start or false start bit, an internal receiver counter starts
counting at the 16X or 8X clock rate. After 8 or 4 clocks the start bit period should be at the center of the start
bit. At this time the start bit is sampled and if it is still a logic 0 it is validated. Evaluating the start bit in this
manner prevents the receiver from assembling a false character. The rest of the data bits and stop bits are
sampled and validated in this same manner to prevent false framing. If there were any error(s), they are
reported in the LSR bits 1-4 and an LSR interrupt is generated immediately if IER bit-2 is enabled. Upon
unloading the receive data byte from RHR, the receive FIFO pointer is bumped and the LSR bits are
immediately updated to reflect the status of the data byte in the RHR. The RHR can generate a receive data
ready interrupt upon receiving a character or delay until it reaches the FIFO trigger level. Furthermore, data
delivery to the host is guaranteed by a receive data ready time-out function when receive data does not reach
the receive FIFO trigger level. This time-out delay is 4 word lengths as defined by LCR[1:0] plus 12 bits time.
The RHR interrupt is enabled by IER bit-0.
The receive holding register is an 8-bit register that holds a receive data byte from the receive shift register
(RSR). It provides the receive data interface to the host processor. The host reads the receive data byte on this
register whenever a data byte is transferred from the RSR. The RHR is also part of the receive FIFO of 64
bytes by 11-bit wide, 3 extra bits are for the error tags in LSR. When the FIFO is enabled by FCR bit-0, the
RHR contains the first data character received by the FIFO. After the RHR is read, the next character byte is
loaded into the RHR and the errors associated with the current data byte are immediately updated in the LSR
bits 1-4.
áç
áç
F
4.3
4.3.1
4.3.2
IGURE
(8 X M O D E R e g is t e r )
12. R
a n d E rr o rs
Receiver
D a ta B y te
1 6 X o r 8 X C lo c k
R e c e iv e
Receive Holding Register (RHR) - Read-Only
Receiver Operation in non-FIFO Mode
ECEIVER
O
PERATION IN NON
L S R b its
T a g s in
E r ro r
3 :1
R e c e iv e D a ta S h ift
R e g is te r (R S R )
H o ld in g R e g is t e r
-FIFO M
R e c e iv e D a ta
(R H R )
ODE
27
V a lid a t io n
D a ta B it
R H R I n te r ru p t (IS R b it -2 )
R e c e iv e D a t a C h a ra c te r s
5V PCI BUS DUAL UART
XR17C152