ak4665a AKM Semiconductor, Inc., ak4665a Datasheet - Page 23
ak4665a
Manufacturer Part Number
ak4665a
Description
20-bit Stereo Codec With Mic/hp-amp
Manufacturer
AKM Semiconductor, Inc.
Datasheet
1.AK4665A.pdf
(52 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ak4665a-L
Manufacturer:
AKM
Quantity:
20 000
ASAHI KASEI
When writing to IVOL7-0 bits continuously, the control register should be written by an interval more than zero crossing
timeout. If not, the IVOL is not changed since zero crossing counter is reset at every write operation. If the same register
value as the previous write operation is written to IVOL, the write operation is ignored and zero crossing counter is not
reset. Therefore, IVOL can be written by an interval less than zero crossing timeout.
(1) ALC1 operation starts from the IVOL value when ALC1 bit is changed to “1”. The wait time from ALC1 bit = “1” to
(2) Writing to IVOL register (05H) is ignored during ALC1 operation. After ALC1 is disabled, the IVOL changes to the
SDTO pin becomes “L” when SDOD bit is “1”.
ADC output data is internally passed to DAC when LOOP bit is “1”. The external input data to SDTI pin is ignored. This
operation is independent of SDOD bit.
MS0440-E-01
ADC Output ON/OFF (SDTO pin)
Digital Loopback
ALC1 operation start by IVOL7-0 bits is at most recovery time (WTM1-0 bits) plus zero cross timeout period
(ZTM1-0 bits).
last written data by zero crossing or timeout. When ALC1 is enabled again, ALC1 bit should be set to “1” by an
interval more than zero crossing timeout period after ALC1 bit = “0”.
ALC1 bit
ALC1 Status
IVOL7-0 bits
Internal IVOL
E1H(+ 30dB )
Disable
Figure 14. IVOL value during ALC1 operation
SDOD bit
LOOP bit
Table 17. ADC Output ON/OFF
0
1
0
1
Table 18. Digital Loopback
(1)
E1(+30dB) --> F1(+36dB )
ADC Output
DAC Input
SDTO pin
- 23 -
SDTI pin
Output
“L”
E1H(+ 30dB )
Enable
Default
Default
(2)
E1(+30dB)
Disable
[AK4665A]
2006/05