s71gl128nb0 Meet Spansion Inc., s71gl128nb0 Datasheet - Page 56

no-image

s71gl128nb0

Manufacturer Part Number
s71gl128nb0
Description
Stacked Multi-chip Product Mcp 512/256/128 Megabit 32/16/8 M X 16-bit Cmos 3.0 Volt-only Mirrorbittm Page-mode Flash Memory With 32 Megabit 2m X 16-bit Psram
Manufacturer
Meet Spansion Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
s71gl128nb0BFW9U0
Manufacturer:
SPANSION
Quantity:
10 684
Part Number:
s71gl128nb0BFW9Z0
Manufacturer:
SPANSION
Quantity:
10 690
56
Chip Erase Command Sequence
After the Program Resume command is written, the device reverts to program-
ming. The system can determine the status of the program operation using the
DQ7 or DQ6 status bits, just as in the standard program operation. See Write Op-
eration Status for more information.
The system must write the Program Resume command (address bits are don’t
care) to exit the Program Suspend mode and continue the programming opera-
tion. Further writes of the Resume command are ignored. Another Program
Suspend command can be written after the device has resume programming.
Chip erase is a six bus cycle operation. The chip erase command sequence is ini-
tiated by writing two unlock cycles, followed by a set-up command. Two
additional unlock write cycles are then followed by the chip erase command,
which in turn invokes the Embedded Erase algorithm. The device does not require
the system to preprogram prior to erase. The Embedded Erase algorithm auto-
matically preprograms and verifies the entire memory for an all zero data pattern
prior to electrical erase. The system is not required to provide any controls or tim-
ings during these operations. Table
requirements for the chip erase command sequence.
When the Embedded Erase algorithm is complete, the device returns to the read
mode and addresses are no longer latched. The system can determine the status
of the erase operation by using DQ7, DQ6, or DQ2. Refer to the Write Operation
Status section for information on these status bits.
No
Figure 3. Program Suspend/Program Resume
Sequence in Progress
Program Operation
Write address/data
Write address/data
Program Suspend
or Write-to-Buffer
operation prior to
Device reverts to
Read data as
XXXh/B0B0h
XXXh/3030h
Wait 15 µs
S29GLxxxN MirrorBit
reading?
required
Done
A d v a n c e
Yes
10
and Table
Write Program Suspend
Command Sequence
Command is also valid for
Erase-suspended-program
operations
Autoselect and SecSi Sector
read operations are also allowed
Data cannot be read from erase- or
program-suspended sectors
Write Program Resume
Command Sequence
TM
Flash Family
I n f o r m a t i o n
11
show the address and data
S29GLxxxN_00_A4 June 14, 2004

Related parts for s71gl128nb0