msm62x42b Oki Semiconductor, msm62x42b Datasheet - Page 13

no-image

msm62x42b

Manufacturer Part Number
msm62x42b
Description
Real Time Clock Ic With Built-in Crystal
Manufacturer
Oki Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MSM62X42B
Manufacturer:
OKI
Quantity:
5 510
Part Number:
MSM62X42B
Manufacturer:
OKI
Quantity:
20 000
Part Number:
msm62x42bGS
Manufacturer:
OKI
Quantity:
5 530
Part Number:
msm62x42bGS
Manufacturer:
OKI
Quantity:
6 250
Part Number:
msm62x42bGS-1K
Manufacturer:
OKI
Quantity:
20 000
Part Number:
msm62x42bGS-1K-SR1
Manufacturer:
ON
Quantity:
4 739
Part Number:
msm62x42bR3A
Manufacturer:
TI
Quantity:
1 200
Part Number:
msm62x42bRJ-B
Manufacturer:
OKI
Quantity:
1 000
Company:
Part Number:
msm62x42bRS
Quantity:
320
¡ Semiconductor
f) Regarding W
CD REGISTER (Control D Register)
a) HOLD (D
b) BUSY (D
The Register W data limits are up-counted from 0 to 6. The following Table 1 shows a possible
data definition.
• This Register is one means used for reading out registers S
• If CS
• The status bit in the IC internal which shows the interface condition with a microcom-
• The operation for the registers C
• The BUSY bit is "1" uncondiotinally when the HOLD bit=0 and when "1" written into the
• The time when this IC is BUSY is 190 s per one second
• The writing into the BUSY bit cannot be performed.
a bit used for writing. "1" bit to this bit is written and when BUSY bit shows "0", the clock
more than 1 second digit stops and the reading and writing become possible (Refer to the
item APPLICATION NOTE for reading which does not use HOLD bit). When BUSY was
"1" and after reading have finished, "0" is written to HOLD bit. If the writing of "0" is
omitted, then this results in the cause for erroneous data. Setting this bit to "1" inhibits
a carry to 1 second counter in the IC internal, but a carry to a second counter caused during
the duration of "1" is automatically compensated (+1 second) by only one time at the time
when "0" is written to this bit. However, the carry after the second is disregarded and is
not compensated (loss second).
puter. When the registers S
"1" and when BUSY bit is surely "0", in case the HOLD bit is used for reading, this is
performed when the BUSY bit is "0". "0" of the BUSY bit continues while the HOLD bit
is "1". When the HOLD bit makes "0", the BUSY bit becomes "1".
bit and BUSY bit.
HOLD bit, BUSY or not BUSY can be confirmed and when BUSY="1", "0" is once written
into the HOLD bit, and then "1" is again written. BUSY is checked. The routine procedure
like this [HOLD ¨ "0", HOLD ¨ "1", BUSY check] is repeated, or after "0" is written into
the HOLD bit, "1" is again written into the HOLD bit after 190 s and BUSY=0 is
confirmed.
1
1
makes "L", the HOLD bit becomes equivalent to the writing to "0" and becomes "0".
0
)
)
W4
0
0
0
0
1
1
1
W2
0
0
1
1
0
0
1
1
to W (addresses 0 to C) is written, when HOLD bit is always
D
, C
TABLE 1
E
and C
W1
0
1
0
1
0
1
0
F
is irrespectively performed for the HOLD
Day of Week
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
1
to W (addresses 0 to C) and
MSM62X42B
53

Related parts for msm62x42b