ch5001a ETC-unknow, ch5001a Datasheet - Page 13

• Manufacturer Part Number: ch5001a
• Description: Cmos Color Digital Video Camera
• Manufacturer: ETC-unknow

CHRONTEL
Note: The acknowledge is from the CH5001 (slave).
If AutoInc = 1, then the register address pointer will be incremented automatically and subsequent data bytes will be
written into successive registers without providing an RAB between each data byte. An auto-increment write cycle
is shown in Figure 8.
Note: The acknowledge is from the CH5001 (slave).
When the auto-increment mode is enabled (AutoInc is set to 1), the register address pointer continues to increment
for each write cycle until AR[5:0] = 26 (26 is the address of the address register). The next byte of information
represents a new auto-sequencing starting address which is the address of the register to receive the next byte. The
auto-sequencing then resumes based on this new starting address. The auto-increment sequence can be terminated
any time by either a STOP or RESTART condition. The write operation can be terminated with a STOP condition.
CH5001 Read Cycle Protocols (R/W = 1)
If a master-receiver is involved in a transfer, it must signal the end of data to the slave-transmitter by not generating
an acknowledge on the last byte that was clocked out of the slave. The slave-transmitter CH5001 releases the data
line to allow the master to generate the STOP condition or the RESTART condition.
To read the content of the registers, the master device starts by issuing a START condition (or a RESTART
condition). The first byte of data, after the START condition, is a DAB with R/W = 0. The second byte is the RAB
with AR[5:0] containing the address of the register that the master device intends to read from in AR[5:0]. The
master device should then issue a RESTART condition (RESTART = START, without a previous STOP condition).
The first byte of data, after this RESTART condition, is another DAB with R/W*=1, indicating the master’s
intention to read data hereafter. The master then reads the next byte of data (the content of the register specified in
the RAB). If AutoInc = 0, then another RESTART condition, followed by another DAB with R/W* = 0 and RAB, is
expected from the master device. The master device then issues another RESTART, followed by another DAB. After
201-0000-032 Rev 3.0, 6/2/99
SD
SC
SD
SC
Condition
Condition
Start
Start
Device ID
Device
1 - 7
1 - 7
R/W*
I
R/W*
8
2
C
acknowledge
8
I
acknowledge
2
C
CH5001
CH5001
ACK
9
ACK
Figure 8: Auto-Increment Write Cycle
9
Figure 7: Alternating Write Cycles
RAB
1 - 8
RAB n
1 - 8
acknowledge
CH5001
ACK
9
acknowledge
CH5001
ACK
9
Data
1 - 8
acknowledge
CH5001
Data n
ACK
1 - 8
9
acknowledge
RAB
1 - 8
CH5001
ACK
9
acknowledge
CH5001
ACK
9
Data n+1
1 - 8
Data
1 - 8
acknowledge
acknowledge
CH5001
ACK
CH5001
ACK
9
CH5001A
9
Condition
Condition
Stop
Stop
13