ch5001a ETC-unknow, ch5001a Datasheet - Page 27
![no-image](/images/no-image-200.jpg)
ch5001a
Manufacturer Part Number
ch5001a
Description
Cmos Color Digital Video Camera
Manufacturer
ETC-unknow
Datasheet
1.CH5001A.pdf
(34 pages)
CHRONTEL
Bits 2 and 3 (HSP and VSP) of the MISC register control the polarity of the H and V sync signals.
Bit 4 (PD) of the MISC register places the IC in a power down mode. When PD=0, clocks to all digital circuitry are
disabled and analog circuitry bias currents are shut down. When PD=1, the IC is placed in its normal operating
mode according to the user inputs. The default value of this bit is set using the PUD4 input.
Device ID Register
Register DID is a read only register which holds the device ID number of the CH5001.
Test Register
TST is a test register.
Test Memory Register
TM is a test register.
Auto-Shutter Enable
201-0000-032 Rev 3.0, 6/2/99
Table 12. Border Colors
BDR
BIT:
SYMBOL:
TYPE:
DEFAULT:
BIT:
SYMBOL:
TYPE:
DEFAULT:
BIT:
SYMBOL:
TYPE:
DEFAULT:
1
0
0
1
1
BDR
0
0
1
0
1
LM Done
DID7
Color
TM7
Black
Green
White
Blue
R
7
0
R
R
7
0
7
0
Value
144
235
LS Select
16
40
Y
DID6
TM6
R/W
R
R
6
0
6
0
6
0
Value
CR
128
110
128
33
LM Test
DID5
TM5
R/W
R
R
5
0
5
0
5
1
CB Value
128
240
128
53
IOC1
DID4
R/W
TM4
R
R
4
0
4
0
4
0
IOC0
DID3
R/W
TM3
R
R
3
3
0
0
3
0
CSH2
DID2
R/W
TM2
R
R
2
0
2
0
2
0
Symbol:DID
Address:1Ah
Bits:8
Symbol:TST
Address:1Bh
Bits:8
Symbol:TM
Address:1Ch
Bits:8
Symbol:ASE
CSH1
DID1
R/W
TM1
1
R
R
0
1
0
1
0
CH5001A
CSH0
DID0
R/W
TM0
R
0
0
R
0
0
0
0
27