CY7C1363C CYPRESS [Cypress Semiconductor], CY7C1363C Datasheet - Page 14

no-image

CY7C1363C

Manufacturer Part Number
CY7C1363C
Description
9-Mbit (256K x 36/512K x 18) Flow-Through SRAM
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C1363C-133AJXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1363C-133AJXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY7C1363C-133AJXCT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1363C-133AJXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1363C-133AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1363C-133AXCT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Document #: 38-05541 Rev. *A
Once the data is captured, it is possible to shift out the data by
putting the TAP into the Shift-DR state. This places the bound-
ary scan register between the TDI and TDO pins.
PRELOAD allows an initial data pattern to be placed at the
latched parallel outputs of the boundary scan register cells
prior to the selection of another boundary scan test operation.
The shifting of data for the SAMPLE and PRELOAD phases
can occur concurrently when required–that is, while data
captured is shifted out, the preloaded data can be shifted in.
TAP Timing
TAP AC Switching Characteristics
Clock
Output Times
Setup Times
Hold Times
Notes:
10. Test conditions are specified using the load in TAP AC test conditions. t
Parameter
9. t
t
t
t
t
t
CS
t
t
TCYC
TDOV
TDOX
TMSS
TMSH
TDIS
TDIH
t
t
t
t
t
CH
TH
CS
TF
TL
and t
CH
refer to the setup and hold time requirements of latching data from the boundary scan register.
TCK Clock Cycle Time
TCK Clock Frequency
TCK Clock HIGH time
TCK Clock LOW time
TCK Clock LOW to TDO Valid
TCK Clock LOW to TDO Invalid
TMS Set-Up to TCK Clock Rise
TDI Set-Up to TCK Clock Rise
Capture Set-Up to TCK Rise
TMS hold after TCK Clock Rise
TDI Hold after Clock Rise
Capture Hold after Clock Rise
Test Mode Select
Test Data-Out
Test Data-In
Test Clock
(TDO)
(TMS)
(TCK)
(TDI)
1
Parameter
Over the Operating Range
t TMSS
t TDIS
PRELIMINARY
2
t TMSH
t TDIH
t TH
DON’T CARE
R
/t
F
t
TL
= 1 ns.
3
BYPASS
When the BYPASS instruction is loaded in the instruction
register and the TAP is placed in a Shift-DR state, the bypass
register is placed between the TDI and TDO balls. The
advantage of the BYPASS instruction is that it shortens the
boundary scan path when multiple devices are connected
together on a board.
Reserved
These instructions are not implemented but are reserved for
future use. Do not use these instructions.
t CYC
[9, 10]
UNDEFINED
4
t TDOX
t TDOV
5
Min.
50
25
25
0
5
5
5
5
5
5
6
Max.
20
CY7C1361C
CY7C1363C
5
Page 14 of 30
MHz
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for CY7C1363C