XC2VP4 XILINX [Xilinx, Inc], XC2VP4 Datasheet - Page 132
XC2VP4
Manufacturer Part Number
XC2VP4
Description
Virtex-II Pro and Virtex-II Pro X Platform FPGAs
Manufacturer
XILINX [Xilinx, Inc]
Datasheet
1.XC2VP4.pdf
(430 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC2VP4 FG456
Manufacturer:
MAXIM
Quantity:
262
Company:
Part Number:
XC2VP4 FGG256FAI
Manufacturer:
XILINX
Quantity:
5
Part Number:
XC2VP4-4FF672C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Company:
Part Number:
XC2VP4-4FGG256C
Manufacturer:
XILINX
Quantity:
1 034
- Current page: 132 of 430
- Download datasheet (4Mb)
Virtex-II Pro Pin Definitions
This section describes the pinouts for Virtex-II Pro devices
in the following packages:
•
•
All of the devices supported in a particular package are
pinout-compatible and are listed in the same table (one
Pin Definitions
Table 4
Table 4: Virtex-II Pro Pin Definitions
DS083 (v4.7) November 5, 2007
Product Specification
User I/O Pins:
Dual-Function Pins:
IO_LXXY_#
IO_LXXY_#/ZZZ
"ZZZ" (Dual Function) Definitions:
FG256/FGG256, FG456/FGG456, and FG676/FGG676:
wire-bond fine-pitch BGA of 1.00 mm pitch
FF672, FF896, FF1148, FF1152, FF1517, FF1696,
and FF1704: flip-chip fine-pitch BGA of 1.00 mm pitch
D0/DIN, D1, D2,
D3, D4, D5, D6,
D7
CS_B
RDWR_B
BUSY/DOUT
INIT_B
Pin Name
provides a description of each pin type listed in Virtex-II Pro pinout tables.
R
The dual-function pins are labelled “IO_LXXY_#/ ZZZ”, where "ZZZ" can be one of the following pins:
These dual functions are defined in the following section:
Input/Output/
Input/Output •
Bidirectional
Bidirectional
(open-drain)
Direction
Per Bank - VRP, VRN, or VREF
Globally - GCLKX(S/P), BUSY/DOUT, INIT_B, D0/DIN – D7, RDWR_B, or CS_B
Output
Input
Input
•
•
•
All user I/O pins are capable of differential signalling and can implement LVDS,
ULVDS, BLVDS, LVPECL, or LDT pairs. Each user I/O is labeled “IO_LXXY_#”,
where:
In SelectMAP mode, this is the active-low Chip Select signal. The pin becomes a user
I/O after configuration, unless the SelectMAP port is retained.
In SelectMAP mode, this is the active-low Write Enable signal. The pin becomes a user
I/O after configuration, unless the SelectMAP port is retained.
When Low, this pin indicates that the configuration memory is being cleared. When
held Low, the start of configuration is delayed. During configuration, a Low on this
output indicates that a configuration data error has occurred. The pin becomes a user
I/O after configuration.
IO indicates a user I/O pin.
LXXY indicates a differential pair, with XX a unique pair in the bank and Y = P/N for
the positive and negative sides of the differential pair.
# indicates the bank number (0 through 7)
In SelectMAP mode, D0 through D7 are configuration data pins. These pins
become user I/Os after configuration, unless the SelectMAP port is retained.
In bit-serial modes, DIN (D0) is the single-data input. This pin becomes a user I/O
after configuration.
In SelectMAP mode, BUSY controls the rate at which configuration data is loaded.
The pin becomes a user I/O after configuration, unless the SelectMAP port is
retained.
In bit-serial modes, DOUT provides preamble and configuration data to
downstream devices in a daisy-chain. The pin becomes a user I/O after
configuration.
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Pinout Information
www.xilinx.com
table per package). Pins that are not available for smaller
devices are listed in right-hand columns.
Each device is split into eight I/O banks to allow for flexibility
in the choice of I/O standards. Global pins, including JTAG,
configuration, and power/ground pins, are listed at the end
of each table.
All Virtex-II Pro pinout tables are available on the distribu-
tion CD-ROM, or on the web (at
Description
Table 4
provides definitions for all pin types.
http://www.xilinx.com
Module 4 of 4
).
4
Related parts for XC2VP4
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CoolRunner-II CPLD
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
In-System Programmable CPLD
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
High-Performance CPLD
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
XCR3128XL 128 Macrocell CPLD
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
XC95288XL High Performance CPLD
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
XCR3512XL: 512 Macrocell CPLD
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
XC4000E and XC4000X Series Field Programmable Gate Arrays
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
XC17V00 Series Configuration PROMs
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
Platform Flash In-System Programmable Configuration PROMs
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
KIT EVAL SPARTAN 6 SP601
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT SPARTAN 3ADSP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
EVALUATION PLATFORM VIRTEX-5
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
EVAL PLATFORM V5 FXT
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
Platform Flash In-System Programmable Configuration PROMs
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
XA Spartan-3A DSP Automotive FPGA Family Data Sheet
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet: