XC2VP4 XILINX [Xilinx, Inc], XC2VP4 Datasheet - Page 83

no-image

XC2VP4

Manufacturer Part Number
XC2VP4
Description
Virtex-II Pro and Virtex-II Pro X Platform FPGAs
Manufacturer
XILINX [Xilinx, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2VP4 FG256 4I
Manufacturer:
XILINX
0
Part Number:
XC2VP4 FG456
Manufacturer:
MAXIM
Quantity:
262
Part Number:
XC2VP4 FG456
Manufacturer:
XILINX
0
Part Number:
XC2VP4 FGG256FAI
Manufacturer:
XILINX
Quantity:
5
Part Number:
XC2VP4-3FF672C
Manufacturer:
XILINX
0
Part Number:
XC2VP4-4FF672C
Manufacturer:
XILINX
0
Part Number:
XC2VP4-4FF672C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC2VP4-4FFG672C
Manufacturer:
XILINX
0
Part Number:
XC2VP4-4FG256C
Manufacturer:
XILINX
Quantity:
5
Part Number:
XC2VP4-4FG256I
Manufacturer:
XILINX
Quantity:
5
Part Number:
XC2VP4-4FGG256C
Manufacturer:
XILINX
Quantity:
1 034
Part Number:
XC2VP4-4FGG256I
Manufacturer:
XILINX
Quantity:
5
Table 17: Processor Block Switching Characteristics
Table 18: Processor Block PLB Switching Characteristics
DS083 (v4.7) November 5, 2007
Product Specification
Setup and Hold Relative to Clock
(CPMC405CLOCK)
Clock to Out
Clock
Setup and Hold Relative to Clock (PLBCLK)
Clock to Out
Device Control Register Bus control inputs
Device Control Register Bus data inputs
Clock and Power Management control inputs
Reset control inputs
Debug control inputs
Trace control inputs
External Interrupt Controller control inputs
Device Control Register Bus control outputs
Device Control Register Bus address outputs
Device Control Register Bus data outputs
Clock and Power Management control outputs
Reset control outputs
Debug control outputs
Trace control outputs
CPMC405CLOCK minimum pulse width, high
CPMC405CLOCK minimum pulse width, low
Processor Local Bus(ICU/DCU) control inputs
Processor Local Bus (ICU/DCU) data inputs
Processor Local Bus(ICU/DCU) control outputs
Processor Local Bus(ICU/DCU) address bus outputs
Processor Local Bus(ICU/DCU) data bus outputs
R
Description
Description
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: DC and Switching Characteristics
T
T
T
T
T
T
T
T
T
PCCK
PCCK
PDCK
PCCK
PCCK
PCCK
www.xilinx.com
PCCK
PCCK
PDCK
T
T
T
T
T
T
T
_DCR/T
_DCR/T
_CPM/T
_DBG/T
_TRC/T
T
T
_RST/T
T
PCKCO
PCKDO
PCKCO
PCKCO
PCKAO
PCKCO
PCKCO
_PLB/T
_PLB/T
_EIC/T
PCKCO
PCKDO
PCKAO
Symbol
Symbol
T
T
CPWH
CPWL
_DCR
_DCR
_DCR
_CPM
_DBG
_TRC
_RST
_PLB
_PLB
_PLB
PCKC
PCKD
PCKC
PCKC
PCKC
PCKC
PCKC
PCKC
PCKD
_DCR
_DCR
_CPM
_RST
_DBG
_TRC
_EIC
_PLB
_PLB
0.38/–0.18
0.65/–0.01
1.37/–0.41
0.57/–0.22
0.16/ 0.03
0.16/ 0.03
0.27/ 0.30
0.98/ 0.18
0.62/ 0.16
1.32
1.72
1.76
1.26
1.32
1.94
1.35
1.25
1.25
1.34
1.16
1.44
-7
-7
Speed Grade
Speed Grade
0.44/–0.20
0.75/–0.01
1.57/–0.48
0.66/–0.25
0.19/ 0.03
0.19/ 0.03
0.31/ 0.35
1.12/ 0.21
0.71/ 0.18
1.52
1.98
2.02
1.45
1.51
2.22
1.56
1.42
1.42
1.54
1.34
1.65
-6
-6
0.48/–0.23
0.82/–0.02
1.73/–0.52
0.72/–0.27
0.20/ 0.03
0.20/ 0.03
0.34/ 0.38
1.23/ 0.23
0.78/ 0.20
1.67
2.17
2.22
1.59
1.66
2.44
1.71
1.66
1.66
1.69
1.47
1.81
-5
-5
Module 3 of 4
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
Units
Units
12

Related parts for XC2VP4