FDC37B787QF SMSC [SMSC Corporation], FDC37B787QF Datasheet - Page 140

• Manufacturer Part Number: FDC37B787QF
• Description: Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR
• Manufacturer: SMSC [SMSC Corporation]

CONTROL AND STATUS REGISTERS, BANK 0
Bank 0 of the RTC has five registers that are
accessible to the processor program at all times
REGISTER A (AH)
UIP
The update in progress bit is a status flag that may
be monitored by the program. When UIP is a "1"
the update cycle is in progress or will soon begin.
When UIP is a "0" the update cycle is not in
progress and will not be for at least 244 μs. The
time, calendar, and alarm information is fully
available to the program when the UIP bit is zero.
The UIP bit is a read- only bit and is not affected
by RESET_DRV. Writing the SET bit in Register B
to a "1" inhibits any update cycle and then clears
the UIP status bit. The UIP bit is only valid when
the RTC is enabled. Refer to Table 66.
DV2-0
Three bits are used to permit the program to select
various conditions of the 22-stage divider chain.
Table 66 shows the allowable combinations. The
divider selection bits are also used to reset the
MSB
UIP
b7
INPUT CLOCK
FREQUENCY
32.768 kHz
32.768 kHz
DV2
b6
DV1
b5
UIP BIT
Table 65 - Update Cycle Time
1
0
DV0
b4
111
UPDATE CYCLE TIME
when Bank 0 is enabled, even during the update
cycle. Note Register D, Bits[6:0] are not accessible
during an update cycle.
divider chain. When the time/calendar is first
initialized, the program may start the divider chain
at the precise time stored in the registers. When
the divider reset is removed the first update begins
one-half second later. These three read/write bits
are not affected by RESET_DRV.
RS3-0
The four rate selection bits select one of 15 taps
on the divider chain or disable the divider output.
The selected tap determines rate or frequency of
the periodic interrupt. The program may enable or
disable the interrupt with the PIE bit in Register B.
Table 67 lists the periodic interrupt rates and
equivalent output frequencies that may be chosen
with the RS0-RS3 bits. These four bits are
read/write bits, which are not affected by
RESET_DRV.
RS3
b3
1948 μs
-
RS2
b2
RS1
UPDATE CYCLE
MINIMUM TIME
b1
244 μs
-
LSB
RS0
b0