FDC37B787QF SMSC [SMSC Corporation], FDC37B787QF Datasheet - Page 207
![no-image](/images/no-image-200.jpg)
FDC37B787QF
Manufacturer Part Number
FDC37B787QF
Description
Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR
Manufacturer
SMSC [SMSC Corporation]
Datasheet
1.FDC37B787QF.pdf
(249 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 207 of 249
- Download datasheet (881Kb)
GP1
Default = 0x00
on Vbat POR
GP5
Default = 0x00
on Vbat POR
NAME
REG INDEX
0xF6
0xF9
= 1 Allows rising edge of P20, from the Keyboard
Controller, to force the WD timeout event. A WD
timeout event may still be forced by setting the Force
Timeout Bit, bit 2.
= 0 P20 activity does not generate the WD timeout
event.
Note: The P20 signal will remain high for a minimum
of 1us and can remain high indefinitely. Therefore,
when P20 forced timeouts are enabled, a self-clearing
edge-detect circuit is used to generate a signal which
is ORed with the signal generated by the Force
Timeout Bit.
Bit[4] Reserved. Set to 0.
Bit[5] Stop_Cnt: This is used to terminate Delay 2
(Note 1) without generating a power down. This is
used if the software determines that the power down
should be aborted. When read, this bit indicates the
following: Stop_Cnt = 0; Counter running Stop_Cnt
= 1; Counter Stopped. Note: The write is self
clearing.
Bit[6] Restart_Cnt: This is used to restart Delay 2
(Note 1) from the button input to the generation of
the power down. When restarted, the count will start
over and delay the power down for the time that
Delay 2 is set for (Default=500msec). The software
can continue to do this indefinately with out allowing
a powerdown. This bit is self clearing. 1=Restart;
Automatically cleared.
Bit[7]
power down. This bit is self clearing.
Note 1: This delay is programmable via the Delay 2
Time Set Register at Logical Device 8, 0xB8.
This register is used to read the value of the GPIO
pins.
Bit[0]: GP10
Bit[1]: GP11
Bit[2]: GP12
Bit[3]: GP13
Bit[4]: GP14
Bit[5]: GP15
Bit[6]: GP16
Bit[7]: GP17
This register is used to read the value of the GPIO
pins.
Bit[0]: GP50
Bit[1]: Reserved
Bit[2]: GP52
SPOFF: This is used to force a software
210
DEFINITION
STATE
Related parts for FDC37B787QF
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LAN83C183-JD](/images/no-image3.png)
Part Number:
Description:
FAST ETHERNET PHYSICAL LAYER DEVICE
Manufacturer:
SMSC Corporation
Datasheet:
![FDC37N769TQFP](/images/no-image3.png)
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
![LPC47M102S-MC](/images/no-image3.png)
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
![LPC47N267-MN](/images/no-image3.png)
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
![USB20H04-JD](/images/no-image3.png)
Part Number:
Description:
4-PORT USB2.0 HUB CONTROLLER
Manufacturer:
SMSC Corporation
Datasheet:
![FDC37M602](/images/no-image3.png)
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
![FDC37B777](/images/no-image3.png)
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
![FDC37C672](/images/no-image3.png)
Part Number:
Description:
FDC37C672ENHANCED SUPER I/O CONTROLLER WITH FAST IR
Manufacturer:
SMSC Corporation
Datasheet:
![COM90C66LJP](/images/no-image3.png)
Part Number:
Description:
COM90C66LJPARCNET Controller/Transceiver with AT Interface and On-Chip RAM
Manufacturer:
SMSC Corporation
Datasheet:
![FDC37N869TQFP](/images/no-image3.png)
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
![USB97C100QFP](/images/no-image3.png)
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
![LPC47N227-MN](/images/no-image3.png)
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
![FDC37N869](/images/no-image3.png)
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet: