PSF21150 INFINEON [Infineon Technologies AG], PSF21150 Datasheet - Page 147

no-image

PSF21150

Manufacturer Part Number
PSF21150
Description
IPAC-X ISDN PC ADAPTER CIRCUIT
Manufacturer
INFINEON [Infineon Technologies AG]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PSF21150FV1.4
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PSF21150HV1.4
Quantity:
1 176
received to be read by the host and the host acknowledges the current block, a new RPF
or RME interrupt from the wait line is immediately generated to indicate new data.
Figure 78
Data Sheet
EXMx.RFBS=11
so after the first 4
bytes of a new frame
have been stored in the
fifo an receive pool full
interrupt ISTAx.RPF
is set.
The HDLC
receiver has
written further
data into the FIFO.
When a frame
is complete, a
status byte (RSTAx)
is appended.
Meanwhile two
more short frames
have been
received.
HDLC
Receiver
HDLC
Receiver
When the RFACC detects 16 valid bytes,
it sets an RPF interrupt. The µP reads the 16 bytes
and acknowledges the transfer by setting CMDRx.RMC.
This causes the space occupied by the 16 bytes being
released.
RFIFO Operation
RAM
RAM
RSTA
RSTA
RSTA
µP
µP
32
16
32
16
8
4
8
RFIFO ACCESS
RFIFO ACCESS
CONTROLLER
CONTROLLER
RFBS=01
RFBS=11
RFACC
RFACC
147
The µP has read
the 4 bytes, sets
RFBS=01 (16 bytes)
and completes the
block transfer by
an CMDRx.RMC command.
Following CMDRx.RMC
the 4 bytes of the
last block are
deleted.
RMC
EXMx.RFBS=01
RMC
Description of Functional Blocks
Receiver
HDLC
Receiver
HDLC
After the RMC acknowledgement the
RFACC detects an RSTA byte, i.e. end of
the frame, therefore it asserts
an RME interupt and increments the
RBC counter by 2.
RAM
RAM
RSTA
RSTA
RSTA
µP
32
16
32
16
8
4
8
RFIFO ACCESS
RFIFO ACCESS
CONTROLLER
CONTROLLER
PSB 21150
RFBS=01
PSF 21150
RFBS=01
RFACC
RFACC
2000-07-21

Related parts for PSF21150