ATMEGA8L ATMEL [ATMEL Corporation], ATMEGA8L Datasheet - Page 128

• Manufacturer Part Number: ATMEGA8L
• Description: 8-bit AVR with 8K Bytes In-System Programmable Flash
• Manufacturer: ATMEL [ATMEL Corporation]

SPI Status Register – SPSR
SPI Data Register – SPDR
128
ATmega8(L)
• Bit 7 – SPIF: SPI Interrupt Flag
When a serial transfer is complete, the SPIF Flag is set. An interrupt is generated if
SPIE in SPCR is set and global interrupts are enabled. If SS is an input and is driven low
when the SPI is in Master mode, this will also set the SPIF Flag. SPIF is cleared by
hardware when executing the corresponding interrupt Handling Vector. Alternatively, the
SPIF bit is cleared by first reading the SPI Status Register with SPIF set, then accessing
the SPI Data Register (SPDR).
• Bit 6 – WCOL: Write COLlision Flag
The WCOL bit is set if the SPI Data Register (SPDR) is written during a data transfer.
The WCOL bit (and the SPIF bit) are cleared by first reading the SPI Status Register
with WCOL set, and then accessing the SPI Data Register.
• Bit 5..1 – Res: Reserved Bits
These bits are reserved bits in the ATmega8 and will always read as zero.
• Bit 0 – SPI2X: Double SPI Speed Bit
When this bit is written logic one the SPI speed (SCK Frequency) will be doubled when
the SPI is in Master mode (see Table 50). This means that the minimum SCK period will
be 2 CPU clock periods. When the SPI is configured as Slave, the SPI is only guaran-
teed to work at f
The SPI interface on the ATmega8 is also used for Program memory and EEPROM
downloading or uploading. See page 232 for Serial Programming and verification.
The SPI Data Register is a Read/Write Register used for data transfer between the Reg-
ister File and the SPI Shift Register. Writing to the register initiates data transmission.
Reading the register causes the Shift Register Receive buffer to be read.
Bit
Read/Write
Initial Value
Bit
Read/Write
Initial Value
SPIF
MSB
R/W
R
X
7
0
7
osc
/4 or lower.
WCOL
R/W
R
X
6
0
6
R/W
R
X
5
–
0
5
R/W
R
X
4
–
0
4
R/W
R
X
3
–
0
3
R/W
R
X
2
–
0
2
R/W
R
X
1
–
0
1
SPI2X
LSB
R/W
R/W
X
0
0
0
2486M–AVR–12/03
Undefined
SPSR
SPDR