ATMEGA8L ATMEL [ATMEL Corporation], ATMEGA8L Datasheet - Page 146

no-image

ATMEGA8L

Manufacturer Part Number
ATMEGA8L
Description
8-bit AVR with 8K Bytes In-System Programmable Flash
Manufacturer
ATMEL [ATMEL Corporation]
Datasheets

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA8L-6AU
Manufacturer:
ATMEL
Quantity:
675
Part Number:
ATMEGA8L-8AC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA8L-8AI
Manufacturer:
MICROCHIP
Quantity:
1 292
Part Number:
ATMEGA8L-8AI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA8L-8AI
Manufacturer:
ATMEL
Quantity:
8 000
Part Number:
ATMEGA8L-8AI
Manufacturer:
ALTERA
0
Part Number:
ATMEGA8L-8AJ
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA8L-8AU
Manufacturer:
ATMEL
Quantity:
4 590
Part Number:
ATMEGA8L-8AU
Manufacturer:
Atmel
Quantity:
7 500
Part Number:
ATMEGA8L-8AU
Manufacturer:
ATMEL
Quantity:
591
Part Number:
ATMEGA8L-8AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATMEGA8L-8AU
Quantity:
7
Company:
Part Number:
ATMEGA8L-8AU
Quantity:
7
Asynchronous Operational
Range
146
ATmega8(L)
Figure 67. Stop Bit Sampling and Next Start Bit Sampling
The same majority voting is done to the stop bit as done for the other bits in the frame. If
the stop bit is registered to have a logic 0 value, the Frame Error (FE) Flag will be set.
A new high to low transition indicating the start bit of a new frame can come right after
the last of the bits used for majority voting. For Normal Speed mode, the first low level
sample can be at point marked (A) in Figure 67. For Double Speed mode the first low
level must be delayed to (B). (C) marks a stop bit of full length. The early start bit detec-
tion influences the operational range of the Receiver.
The operational range of the Receiver is dependent on the mismatch between the
received bit rate and the internally generated baud rate. If the Transmitter is sending
frames at too fast or too slow bit rates, or the internally generated baud rate of the
Receiver does not have a similar (see Table 53) base frequency, the Receiver will not
be able to synchronize the frames to the start bit.
The following equations can be used to calculate the ratio of the incoming data rate and
internal Receiver baud rate.
D
S
S
S
R
Table 53 and Table 54 list the maximum Receiver baud rate error that can be tolerated.
Note that Normal Speed mode has higher toleration of baud rate variations.
(U2X = 0)
(U2X = 1)
Sample
Sample
F
M
slow
RxD
Sum of character size and parity size (D = 5- to 10-bit)
Samples per bit. S = 16 for Normal Speed mode and S = 8
for Double Speed mode.
First sample number used for majority voting. S
and S
Middle sample number used for majority voting. S
and S
is the ratio of the slowest incoming data rate that can be accepted in relation to the
Receiver baud rate. R
accepted in relation to the Receiver baud rate.
R
slow
F
M
= 4 for Double Speed mode.
= 5 for Double Speed mode.
=
------------------------------------------ -
S 1
1
1
2
D
+
+
D S
3
2
1
fast
S
4
+
is the ratio of the fastest incoming data rate that can be
S
5
3
F
6
7
4
8
STOP 1
9
5
10
F
(A)
0/1
R
6
= 8 for Normal Speed
M
fast
= 9 for Normal Speed
0/1
=
(B)
0/1
0/1
-----------------------------------
D
+
D
1
+
S
2
+
S
S
2486M–AVR–12/03
M
(C)

Related parts for ATMEGA8L