SB82371 Intel Corporation, SB82371 Datasheet - Page 56

no-image

SB82371

Manufacturer Part Number
SB82371
Description
82371FB (PIIX) AND 82371SB (PIIX3) PCI ISA IDE XCELERATOR
Manufacturer
Intel Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SB82371SB
Manufacturer:
NSC
Quantity:
1 150
Part Number:
SB82371SB
Manufacturer:
INTEL
Quantity:
140
Part Number:
SB82371SB
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
SB82371SB (SU093)
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
SB82371SBSU093
Manufacturer:
Intel
Quantity:
10 000
82371FB (PIIX) AND 82371SB (PIIX3)
2.4.6.
Address Offset:
Default Value:
Attribute:
This register contains the device programming interface information related to the Sub-Class Code and Base
Class Code definition for the PIIX3 (function 2). This register also identifies the Base Class Code and the
function sub-class in relation to the Base Class Code.
2.4.7.
Address Offset:
Default Value:
Attribute:
MLT is an 8-bit register that controls the amount of time (in terms of PCI clocks) the USB module can do
transactions on the PCI bus. The count value is an 8-bit quantity, however MLT[3:0] are reserved and
assumed to be 0 when determining the count value. MLT is used when the USB module becomes the PCI
bus master and is cleared and suspended when PIIX3 is not asserting FRAME#. When PIIX3 asserts
FRAME#, the counter is enabled and begins counting. If the serial bus module finishes its transaction before
count is expired the MLT value is ignored. If the count expires before the transaction completes, PIIX3
initiates a transaction termination as soon as the current transaction is completed.. The number of clocks
programmed in the MLT represents the guaranteed time slice (measured in PCI clocks) allotted to PIIX3,
after which it must surrender the bus as soon as the current transaction is completed. The default value of
MLT is 00h.
56
7:4
3:0
Bit
23:1
6
15:8
7:0
Bit
Master Latency Counter Value. PIIX3 initiated PCI cycles (including multiple transactions) can
last indefinitely as long as PHLDA# remains active. However, if PHLDA# is negated after a
transaction is initiated, PIIX3 limits the duration of the transactions to the number of PCI bus
clocks specified by this field.
Reserved.
CLASSC CLASS CODE REGISTER (Function 2) (PIIX3)
MLT MASTER LATENCY TIMER REGISTER (Function 2) (PIIX3)
Base Class Code (BASEC). 0Ch=Universal Serial Bus controller.
Sub-Class Code (SCC). 03h=Universal Serial Bus Host Controller..
Programming Interface (PI). 00h=Capable of Universal Serial Bus operation.
09 0Bh
010180h
Read Only
0Dh
00h
Read/Write
Description
Description

Related parts for SB82371