EVAL-ADAU1701EB AD [Analog Devices], EVAL-ADAU1701EB Datasheet - Page 11

• Manufacturer Part Number: EVAL-ADAU1701EB
• Description: SigmaDSP 28/56-Bit Audio Processor with 2ADC/4DAC
• Manufacturer: AD [Analog Devices]

Preliminary Technical Data
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
D_IO
D_IO
D_IO
A_OUT
PWR
D_IO
D_IN
D_IN
D_IO
D_IO
PWR
PWR
D/A_IO
D/A_IO
D/A_IO
D/A_IO
X
D_OUT
D_IN
PWR
MP7
MP6
MP10
VDRIVE
IOVDD
MP11
ADDR1/CDATA/WB
CLATCH / WP
SDA/COUT
SCL/CCLK
DVDD
DGND
MP9
MP8
MP3
MP2
RSVD
OSCO
MCLKI
PGND
DGND with a 100 nF capacitor.
Multi-Purpose – GPIO or Serial output port data 1 (SDATA_OUT1)
Multi-Purpose – GPIO, Serial output port data 0, or TDM data output
(SDATA_OUT0)
Multi-Purpose – GPIO or Serial output port LRCLK (OUTPUT_LRCLK)
Drive for 1.8 V regulator. The base of the voltage regulator’s external PNP
transistor is driven from VDRIVE.
Input and Output pins supply. The voltage on this pin sets the highest input
voltage that should be seen on the digital input pins. This pin is also the supply
for the digital output signals on the control port and MP pins. IOVDD should
always be set to 3.3 V. The current draw of this pin is variable because it is
dependant on the loads of the digital outputs.
Multi-Purpose – GPIO or Serial output port BCLK (OUTPUT_BCLK)
ADDR1: I
the IC. Four ADAU1701s to be used on the same I
CDATA: SPI Data Input
WB: EEPROM Writeback trigger. A rising (default) or falling (if set in the EEPROM
messages) edge on this pin will trigger a write-back of the interface registers to
the external EEPROM. This function can be used to save parameter data on
power-down.
CLATCH: This SPI latch signal must go low at the beginning of an SPI transaction
and high at the end of a transaction. Each SPI transaction may take a different
number of CCLKs to complete, depending on the address and read/write bit that
are sent at the beginning of the SPI transaction.
WP: Self-boot EEPROM write protect. This pin is an open collector output when in
selfboot mode. The ADAU1701 will pull this low to prohibit writes to an external
EEPROM. This pin should be pulled high to 3.3 V.
SDA: This I
pin should have a 2.2 kΩ pull-up resistor.
COUT: This SPI data output is used for reading back registers and memory
locations. It is three-stated when an SPI read is not active.
SCL: This I
In self-boot mode this pin will be an open collector output (I
connected to this pin should have a 2.2 kΩ pull-up resistor.
CCLK: This SPI clock may either run continuously or be gated off in between SPI
transactions.
1.8 V Digital Supply. This can be supplied either externally or generated from a
3.3 V supply with the on-board 1.8 V regulator. DVDD should be decoupled to
DGND with a 100 nF capacitor.
DGND is a digital ground pin. The AGND, DGND, and PGND pins can be tied
directly together in a common ground plane. dGND should be decoupled to a
DVDD pin with a 100 nF capacitor.
Multi-Purpose – GPIO, serial output port data 3 (SDATA_OUT3), or auxiliary ADC
input 0
Multi-Purpose – GPIO, serial output port data 2 (SDATA_OUT2), or auxiliary ADC
input 3
Multi-Purpose – GPIO, serial input port data 3 (SDATA_IN3), or auxiliary ADC
input 2
Multi-Purpose – GPIO, serial input port data 2 (SDATA_IN2), or auxiliary ADC
input 1
Reserved, tie to ground, either directly or through a pull-down resistor.
OSCO is the output of the crystal oscillator circuit. A 100 Ω damping resistor
should be connected between this pin and the crystal. This output should not be
used to directly drive a clock to another IC. If the crystal oscillator is not used, this
pin can be left unconnected.
MCLKI can either be connected to a 3.3 V clock signal or can be the input from
the crystal oscillator circuit.
PGND is the PLL ground pin. The AGND, DGND, and PGND pins can be tied
directly together in a common ground plane. PGND should be decoupled to
2
C Address 1, in combination with ADDR0 it will set the I
2
2
C clock pin is always an open collector input when in I
C data pin is a bidirectional open collector. The line connected to this
Rev. PrF | Page 11 of 43
2
C bus.
2
C master). The line
2
2
C control mode.
C address of
ADAU1701