DS3172N Maxim Integrated, DS3172N Datasheet - Page 79
![no-image](/images/no-image-200.jpg)
DS3172N
Manufacturer Part Number
DS3172N
Description
Network Controller & Processor ICs Dual DS3/E3 Single Chip Transceiver
Manufacturer
Maxim Integrated
Datasheet
1.DS3171.pdf
(234 pages)
Specifications of DS3172N
Part # Aliases
90-31720-N00
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 79 of 234
- Download datasheet (2Mb)
10.6.2.2 Receive Framer
•
•
•
•
•
•
•
10.6.3 Transmit Formatter
The Transmit Formatter receives a DS3 or E3 data stream and performs framing generation, error insertion,
overhead insertion, and AIS/Idle generation for C-bit DS3, M23 DS3, G.751 E3, or G.832 E3 framing protocols.
The bits in a byte are transmitted MSB first, LSB last. When they are input serially, they are input in the order they
are to be transmitted. The bits in a byte in an outgoing signal are numbered in the order they are transmitted, 1
(MSB) to 8 (LSB). However, when a byte is stored in a register, the MSB is stored in the highest numbered bit (7),
and the LSB is stored in the lowest numbered bit (0). This is to differentiate between a byte in a register and the
corresponding byte in a signal.
10.6.4 Receive Framer
The Receive Framer receives the incoming DS3, or E3, line/tributary data stream, performs appropriate framing,
and terminates and extracts the associated overhead bytes.
The Receive Framer processes a C-bit format DS3, M23 format DS3, G.751 format E3, or G.832 format E3 data
stream, performing framing, performance monitoring, overhead extraction, and generates downstream AIS, if
necessary.
The bits in a byte are received MSB first, LSB last. When they are output serially, they are output MSB first, LSB
last. The bits in a byte in an incoming signal are numbered in the order they are received, 1 (MSB) to 8 (LSB).
However, when a byte is stored in a register, the MSB is stored in the highest numbered bit (7), and the LSB is
stored in the lowest numbered bit (0). This is to differentiate between a byte in a register and the corresponding
byte in a signal.
Some bits, bit groups, or bytes (data) are integrated before being stored in a register. Integration requires the data
to have the same new data value for five consecutive occurrences before the new data value will be stored in the
data register. Unless stated otherwise, integrated data may have an associated unstable indication. Integrated data
is considered unstable if the received data value does not match the currently stored (integrated) data value or the
previously received data value for eight consecutive occurrences. The unstable condition is terminated when the
same value is received for five consecutive occurrences.
10.6.4.1.1 Receive DS3 Framing
DS3 framing determines the DS3 frame boundary. In order to identify the DS3 frame boundary, first the subframe
boundary must be found. The subframe boundary is found by identifying the subframe alignment bits F
and F
boundary is found, the multiframe frame boundary can be found. The multiframe boundary is found by identifying
the multiframe alignment bits M
framer is an off-line framer that only updates the data path frame counters when either an out of frame (OOF) or an
out of multiframe (OOMF) condition is present. The use of an off-line framer reduces the average time required to
reframe, and reduces data loss caused by burst error. The DS3 framer has a Maximum Average Reframe Time
(MART) of approximately 1.0 ms.
Programmable DS3 or E3 framer – Accepts a DS3 (M23 or C-bit) or E3 (G.751 or G.832) signal and performs
DS3/E3 overhead termination.
Arbitrary framing format support – Accepts a signal with an arbitrary framing format. The Line overhead/stuff
periods are removed from the data stream using an overhead mask signal.
Detects alarms and errors – Detects DS3 alarm conditions (SEF, OOMF, OOF, LOF, COFA, AIS, AIC, RDI,
and Idle) and errors (framing, parity, and FEBE), or E3 alarm conditions (OOF, LOF, COFA, AIS, and RDI/RAI)
and errors (framing, parity, and REI).
Serial DS3/E3 overhead extraction port – Extracts all DS3 or E3 overhead and outputs it on a serial
interface.
HDLC overhead extraction – An HDLC channel can be extracted from the DS3 or E3 data stream.
FEAC extraction – A FEAC channel can be extracted from the DS3 or E3 data stream.
Trail Trace extraction – Extracts and outputs the G.832 E3 TR byte.
X4
, which have a value of one, zero, zero, and one, respectively. See
1
, M
2
, and M
3
, which have a value of zero, one, and zero respectively. The DS3
79
Figure
10-14. Once the subframe
X1
, F
X2
, F
X3
,
Related parts for DS3172N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![MAX3261CCJ](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
Single +5V, fully integrated, 1.25Gbps laser diode driver.
Manufacturer:
Maxim Integrated Products
Datasheet:
![MAX3263CAG](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
Single +5V, fully integrated, 155Mbps laser diode driver.
Manufacturer:
Maxim Integrated Products
Datasheet:
![MAX7528KCWP](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
MAX7528KCWPMaxim Integrated Products [CMOS Dual 8-Bit Buffered Multiplying DACs]
Manufacturer:
Maxim Integrated Products
Datasheet:
![MAX8809AETL+](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
VRD11/VRD10, K8 Rev F 2/3/4-Phase PWM Controllers with Integrated Dual MOSFET Drivers
Manufacturer:
Maxim Integrated Products
Datasheet:
![MAX1535CETJ+T](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
Highly Integrated Level 2 SMBus Battery Chargers
Manufacturer:
Maxim Integrated Products
Datasheet:
![DS2741N+](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
Current Monitor and Accumulator with Integrated Sense Resistor; ; Temperature Range: -40°C to +85°C
Manufacturer:
Maxim Integrated Products
![MAX13450EAUD+T](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
TSSOP 14/A/RS-485 Transceivers with Integrated 100O/120O Termination Resis
Manufacturer:
Maxim Integrated Products
![MAX13451EAUD+T](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
TSSOP 14/A/RS-485 Transceivers with Integrated 100O/120O Termination Resis
Manufacturer:
Maxim Integrated Products
![MAX17497BATE+](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
QFN 16/A/AC-DC and DC-DC Peak-Current-Mode Converters with Integrated Step
Manufacturer:
Maxim Integrated Products
![MAX17502FATB+T](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
TDFN/A/65V, 1A, 600KHZ, SYNCHRONOUS STEP-DOWN REGULATOR WITH INTEGRATED SWI
Manufacturer:
Maxim Integrated Products
![MAX1978EVKIT](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
Integrated Temperature Controller f
Manufacturer:
Maxim Integrated Products
![MAX2606EUT+](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
SOT23-6/I/45MHz to 650MHz, Integrated IF VCOs with Differential Output
Manufacturer:
Maxim Integrated Products
![MAX2608EUT+](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
SOT23-6/I/45MHz to 650MHz, Integrated IF VCOs with Differential Output
Manufacturer:
Maxim Integrated Products
![MAX2831EVKIT+](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
EVALUATION KIT/2.4GHZ TO 2.5GHZ 802.11G/B RF TRANSCEIVER WITH INTEGRATED PA
Manufacturer:
Maxim Integrated Products
![MAX4888CETI+](/images/manufacturer_photos/0/4/417/maxim_integrated_products_tmb.jpg)
Part Number:
Description:
QFN/E/DUAL PCIE/SATA HIGH SPEED SWITCH WITH INTEGRATED BIAS RESISTOR
Manufacturer:
Maxim Integrated Products
Datasheet: