74LVC2G38DP-G NXP Semiconductors, 74LVC2G38DP-G Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
74LVC2G38DP-G
Manufacturer Part Number
74LVC2G38DP-G
Description
Logic Gates 3.3V DUAL 2-IN NAND BUF OPEN-D
Manufacturer
NXP Semiconductors
Datasheet
1.74LVC2G38GS115.pdf
(21 pages)
Specifications of 74LVC2G38DP-G
Product Category
Logic Gates
Rohs
yes
Product
NAND
Logic Family
LVC
Number Of Gates
2
Number Of Lines (input / Output)
2 / 1
Low Level Output Current
32 mA
Propagation Delay Time
2.1 ns
Supply Voltage - Max
5.5 V
Supply Voltage - Min
1.65 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
SOT-505
Minimum Operating Temperature
- 40 C
Number Of Input Lines
2
Number Of Output Lines
1
Factory Pack Quantity
3000
Part # Aliases
74LVC2G38DP,125
NXP Semiconductors
Fig 14. Package outline SOT996-2 (XSON8U)
74LVC2G38
Product data sheet
XSON8U: plastic extremely thin small outline package; no leads;
8 terminals; UTLP based; body 3 x 2 x 0.5 mm
DIMENSIONS (mm are the original dimensions)
UNIT
mm
SOT996-2
VERSION
OUTLINE
max
0.5
A
0.05
0.00
A
1
0.35
0.15
b
terminal 1
index area
IEC
- - -
L
1
2.1
1.9
D
L
L
2
3.1
2.9
E
1
8
0.5
e
JEDEC
e
All information provided in this document is subject to legal disclaimers.
e
D
1
REFERENCES
1.5
e
1
b
Rev. 10 — 28 June 2012
4
5
0.5
0.3
0
L
0.15
0.05
JEITA
B
L
- - -
1
w
scale
v
1
M
M
A
E
0.6
0.4
L
C
C
2
A
B
0.1
v
2 mm
0.05
A
w
y
A
1
1
0.05
C
Dual 2-input NAND gate; open drain
y
detail X
0.1
y
1
PROJECTION
EUROPEAN
C
X
y
74LVC2G38
© NXP B.V. 2012. All rights reserved.
ISSUE DATE
07-12-18
07-12-21
SOT996-2
14 of 21