74LVC2G38DP-G NXP Semiconductors, 74LVC2G38DP-G Datasheet - Page 5

no-image

74LVC2G38DP-G

Manufacturer Part Number
74LVC2G38DP-G
Description
Logic Gates 3.3V DUAL 2-IN NAND BUF OPEN-D
Manufacturer
NXP Semiconductors
Datasheet

Specifications of 74LVC2G38DP-G

Product Category
Logic Gates
Rohs
yes
Product
NAND
Logic Family
LVC
Number Of Gates
2
Number Of Lines (input / Output)
2 / 1
Low Level Output Current
32 mA
Propagation Delay Time
2.1 ns
Supply Voltage - Max
5.5 V
Supply Voltage - Min
1.65 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
SOT-505
Minimum Operating Temperature
- 40 C
Number Of Input Lines
2
Number Of Output Lines
1
Factory Pack Quantity
3000
Part # Aliases
74LVC2G38DP,125
NXP Semiconductors
8. Limiting values
Table 5.
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
[1]
[2]
[3]
9. Recommended operating conditions
Table 6.
74LVC2G38
Product data sheet
Symbol
V
V
V
I
I
I
I
I
T
P
Symbol
V
V
V
T
Δt/ΔV
IK
OK
O
CC
GND
stg
amb
CC
I
O
tot
CC
I
O
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
When V
For TSSOP8 package: above 55 °C the value of P
For VSSOP8 package: above 110 °C the value of P
For XSON8, XSON8U and XQFN8 packages: above 118 °C the value of P
CC
Limiting values
Operating conditions
Parameter
supply voltage
input voltage
output voltage
input clamping current
output clamping current
output current
supply current
ground current
storage temperature
total power dissipation
= 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.
Parameter
supply voltage
input voltage
output voltage
ambient temperature
input transition rise and fall rate
All information provided in this document is subject to legal disclaimers.
Conditions
Active mode
Power-down mode
V
V
V
T
tot
amb
I
O
O
tot
< 0 V
Rev. 10 — 28 June 2012
> V
= 0 V to V
derates linearly with 2.5 mW/K.
derates linearly with 8 mW/K.
= −40 °C to +125 °C
CC
Conditions
Active mode
disable mode
Power-down mode
V
V
or V
CC
CC
CC
= 1.65 V to 2.7 V
= 2.7 V to 5.5 V
O
< 0 V
tot
derates linearly with 7.8 mW/K.
Dual 2-input NAND gate; open drain
[1][2]
[1][2]
[1]
[3]
Min
−0.5
−0.5
−0.5
−0.5
−50
-
-
-
−100
−65
-
Min
1.65
0
0
0
0
−40
-
-
74LVC2G38
Max
+6.5
+6.5
+6.5
+6.5
-
±50
±50
100
-
+150
300
© NXP B.V. 2012. All rights reserved.
Max
5.5
5.5
V
5.5
5.5
+125
20
10
CC
Unit
V
V
V
V
mA
mA
mA
mA
°C
mA
mW
Unit
V
V
V
V
V
°C
ns/V
ns/V
5 of 21

Related parts for 74LVC2G38DP-G