AT45DB161D-TU Atmel, AT45DB161D-TU Datasheet - Page 8

IC FLASH 16MBIT 66MHZ 28TSOP

AT45DB161D-TU

Manufacturer Part Number
AT45DB161D-TU
Description
IC FLASH 16MBIT 66MHZ 28TSOP
Manufacturer
Atmel
Datasheets

Specifications of AT45DB161D-TU

Format - Memory
FLASH
Memory Type
DataFLASH
Memory Size
16M (4096 pages x 528 bytes)
Speed
66MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
28-TSOP
Memory Configuration
4096 Pages X 528 Bytes
Interface Type
Serial, SPI
Clock Frequency
66MHz
Supply Voltage Range
2.5V To 3.6V, 2.7V To 3.6V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT45DB161D-TU
Manufacturer:
ATMEL
Quantity:
5 510
Part Number:
AT45DB161D-TU
Manufacturer:
ATMEL
Quantity:
14
Part Number:
AT45DB161D-TU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT45DB161D-TU???
Manufacturer:
ATMEL
Quantity:
1 000
7. Program and Erase Commands
7.1
7.2
7.3
8
Buffer Write
Buffer to Main Memory Page Program with Built-in Erase
Buffer to Main Memory Page Program without Built-in Erase
AT45DB161D
Data can be clocked in from the input pin (SI) into either buffer 1 or buffer 2. To load data into the
standard DataFlash buffer (528 bytes), a 1-byte opcode, 84H for buffer 1 or 87H for buffer 2,
must be clocked into the device, followed by three address bytes comprised of 14 don’t care bits
and 10 buffer address bits (BFA9 - BFA0). The 10 buffer address bits specify the first byte in the
buffer to be written. To load data into the binary buffers (512 bytes each), a 1-byte opcode 84H
for buffer 1 or 87H for buffer 2, must be clocked into the device, followed by three address bytes
comprised of 15 don’t care bits and 9 buffer address bits (BFA8 - BFA0). The 9 buffer address
bits specify the first byte in the buffer to be written. After the last address byte has been clocked
into the device, data can then be clocked in on subsequent clock cycles. If the end of the data
buffer is reached, the device will wrap around back to the beginning of the buffer. Data will con-
tinue to be loaded into the buffer until a low-to-high transition is detected on the CS pin.
Data written into either buffer 1 or buffer 2 can be programmed into the main memory. A 1-byte
opcode, 83H for buffer 1 or 86H for buffer 2, must be clocked into the device. For the standard
DataFlash page size (528 bytes), the opcode must be followed by three address bytes consist of
2 don’t care bits, 12 page address bits (PA11 - PA0) that specify the page in the main memory to
be written and 10 don’t care bits. To perform a buffer to main memory page program with built-in
erase for the binary page size (512 bytes), the opcode 83H for buffer 1 or 86H for buffer 2, must
be clocked into the device followed by three address bytes consisting of 3 don’t care bits 12
page address bits (A20 - A9) that specify the page in the main memory to be written and 9 don’t
care bits. When a low-to-high transition occurs on the CS pin, the part will first erase the selected
page in main memory (the erased state is a logic 1) and then program the data stored in the
buffer into the specified page in main memory. Both the erase and the programming of the page
are internally self-timed and should take place in a maximum time of t
status register and the RDY/BUSY pin will indicate that the part is busy.
A previously-erased page within main memory can be programmed with the contents of either
buffer 1 or buffer 2. A 1-byte opcode, 88H for buffer 1 or 89H for buffer 2, must be clocked into
the device. For the standard DataFlash page size (528 bytes), the opcode must be followed by
three address bytes consist of 2 don’t care bits, 12 page address bits (PA11 - PA0) that specify
the page in the main memory to be written and 10 don’t care bits. To perform a buffer to main
memory page program without built-in erase for the binary page size (512 bytes), the opcode
88H for buffer 1 or 89H for buffer 2, must be clocked into the device followed by three address
bytes consisting of 3 don’t care bits, 12 page address bits (A20 - A9) that specify the page in the
main memory to be written and 9 don’t care bits. When a low-to-high transition occurs on the CS
pin, the part will program the data stored in the buffer into the specified page in the main mem-
ory. It is necessary that the page in main memory that is being programmed has been previously
erased using one of the erase commands (Page Erase or Block Erase). The programming of the
page is internally self-timed and should take place in a maximum time of t
status register and the RDY/BUSY pin will indicate that the part is busy.
EP
P
. During this time, the
. During this time, the
3500I–DFLASH–8/07

Related parts for AT45DB161D-TU