M5407C3 Freescale Semiconductor, M5407C3 Datasheet - Page 73

• Manufacturer Part Number: M5407C3
• Description: KIT EVAL FOR MCF5407 W/ETHERNET
• Manufacturer: Freescale Semiconductor
• Series: ColdFire®r
• Type: Microprocessorr

Specifications of M5407C3

• Contents: Module and Misc Hardware
• Processor To Be Evaluated: MCF5407
• Interface Type: Ethernet
• For Use With/related Products: MCF5407
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Table 3-1 shows the M5407C3 memory maps.
All the unused area of the memory map is available to the user.
3.1.9 Reset Vector Mapping
After reset, the processor attempts to get the initial stack pointer and initial program counter
values from locations $000000-$000007 (the first eight bytes of memory space). This
requires the board to have a nonvolatile memory device in this range with proper
information. However, in some systems, it is preferred to have RAM starting at address
$00000000. In MCF5407, the -CS0 responds to any accesses after reset until the CSMR0
is written. Since -CS0 (the global chip select) is connected to Flash ROM, the Flash ROM
appears at address $00000000 which provides the initial stack pointer and program counter
(the first 8 bytes of the Flash ROM). The initialization routine programs the chip-select
logic, locates the Flash ROM to start at $7FE00000 and the configures the rest of the
internal and external peripherals.
3.1.10 TA Generation
The processor starts a bus cycle by asserting -TS with other control signals. The processor
then waits for an acknowledgment (-TA) either from within (Auto acknowledge mode) or
by the externally addressed device before it can complete the bus cycle. -TA is used not only
to indicate the completion of the bus cycle, it also allows devices with different access times
to communicate with the processor properly (i.e. asynchronously). The MCF5407, as part
1
$00000000-$00020000
$00020000-$00FFFFFF
$10000000-$100003FF
$20000000-$200007FF
$20000800-$20000FFF
$30000000-$300003FF
$40000000-$400FFFFF
$7FE00000-$7FFFFFFF
$FFFF0000-$FFFFFFFF
Not installed. SRAM footprint accepts Motorola’s MCM69F737TQ chip and any other SRAM with the same
electrical specifications and package.
Address Range
1
Chapter 3. Hardware Description and Reconfiguration
Freescale Semiconductor, Inc.
SDRAM space for dBug ROM monitor use
SDRAM space
System Integration Module (SIM) registers
SRAM0
SRAM1
-CS2, External SRAM
-CS3, 1M Ethernet Bus Area
-CS0, 2M Flash ROM
-CS1, PCI Bridge Chip
Table 3-1. The M5407C3 Memory Map
Signal and Device
The Processor and Support Logic
refer to manufacturer spec
refer to manufacturer spec
internal access
internal access (1 clock)
internal access (1 clock)
2-1-1-1
external TA from PLD (U18)
8-7-7-7
external TA from PCI (U17)
Memory Access Time
3-5