HS7750RKCI01H Renesas Electronics America, HS7750RKCI01H Datasheet

no-image

HS7750RKCI01H

Manufacturer Part Number
HS7750RKCI01H
Description
ON CHIP DEBUG EMULATOR
Manufacturer
Renesas Electronics America
Datasheets

Specifications of HS7750RKCI01H

Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
To our customers,
Corporation, and Renesas Electronics Corporation took over all the business of both
companies. Therefore, although the old company name remains in this document, it is a valid
Renesas Electronics document. We appreciate your understanding.
Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.
On April 1
st
, 2010, NEC Electronics Corporation merged with Renesas Technology
Renesas Electronics website:
Old Company Name in Catalogs and Other Documents
http://www.renesas.com
April 1
Renesas Electronics Corporation
st
, 2010

Related parts for HS7750RKCI01H

HS7750RKCI01H Summary of contents

Page 1

To our customers, Old Company Name in Catalogs and Other Documents st On April 1 , 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the ...

Page 2

All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm ...

Page 3

SuperH™ Family E10A Emulator Additional Document for User’s Manual SH7750R E10A HS7750RKCM02HE Renesas Microcomputer Development Environment System SuperH™ Family / SH7750 Series Specific Guide for the SH7750R E10A Emulator Rev.1.0 2003.12 ...

Page 4

Cautions Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may ...

Page 5

Section 1 Connecting the Emulator with the User System ............................... 1 1.1 Components of the Emulator ............................................................................................1 1.2 Connecting the E10A Emulator with the User System .....................................................2 1.3 Installing the H-UDI Port Connector on the User System ................................................2 1.4 Pin ...

Page 6

ii ...

Page 7

... Section 1 Connecting the Emulator with the User System 1.1 Components of the Emulator The SH7750R E10A emulator supports the SH7750R. Table 1.1 lists the components of the emulator. Table 1.1 Components of the Emulator (HS7750RKCM01H or HS7750RKCI01H) Classi- fication Component Hard- Card emulator ware User system interface ...

Page 8

Connecting the E10A Emulator with the User System To connect the E10A emulator (hereinafter referred to as the emulator), the H-UDI port connector must be installed on the user system to connect the user system interface cable. When designing ...

Page 9

Input/ Pin No. Signal Output* 1 TCK Input 2 2* /TRST Input 3 TDO Output 2 4* /ASEBRK Input/ BRKACK Output 5 TMS Input 6 TDI Input 2 7* /RESET Output 11 Not connected GND and 12 ...

Page 10

Recommended Circuit for Connection between the H-UDI Port Connector and the MPU 1.5.1 Recommended Circuit for Connection Figure 1.2 shows a recommended circuit for connection between the H-UDI port connector and the MPU. Notes not connect anything ...

Page 11

Section 2 Specifications of the SH7750R E10A Emulator’s 2.1 Differences between the SH7750R and the Emulator 1. When the emulator system is initiated, it initializes the general registers and part of the control registers as shown in table 2.1. Table ...

Page 12

Low-Power States (Sleep, Standby, and Module Standby) For low-power consumption, the SH7750R has sleep, standby, and module standby modes. The sleep and standby modes are switched using the SLEEP instruction. When the emulator is used, the sleep and standby ...

Page 13

Interrupt When the NMIB bit in the ICR register is 1, the NMI interrupt is accepted during break and the program is executed from the NMI interrupt vector. If the program cannot return normally from the NMI interrupt routine ...

Page 14

... Loading Sessions Information in [JTAG clock] of the [Configuration] dialog box cannot be recovered by loading sessions. Thus the TCK value will be as follows: When HS7750RKCI01H or HS7750RKCI02H is used: TCK = 1.031 MHz When HS7750RKCM01H or HS7750RKCM02H is used: TCK = 0.937 MHz 15. [IO] Window Display and modification Do not change values of the User Break Controller because it is used by the emulator ...

Page 15

... Specific Functions for the SH7750R E10A Emulator 2.2.1 Emulator Driver Selection Table 2.3 shows drivers which are selected in the [E10A Driver Details] dialog box. Table 2.3 Type Number and Driver Type Number HS7750RKCM01H HS7750RKCI01H Driver E10A PC Card Driver 3 E10A PCI Card Driver 3 9 ...

Page 16

Break Condition Functions In addition to BREAKPOINT functions, the emulator has Break Condition functions. Eight types of conditions can be set under Break Condition Break Condition 5,6 use the user break ...

Page 17

Table 2.5 lists the combinations of conditions that can be set under Break Condition Table 2.5 Dialog Boxes for Setting Break Conditions [Break Condition 1, 5] Dialog Box Address bus condition (Address) ...

Page 18

Table 2.6 Sequential Break Conditions No. Break Condition 1 Sequential break condition 2-1 2 Sequential break condition 3-2-1 3 Sequential break condition 4-3-2-1 4 Sequential break condition 6-5 Note: Sequential breaks can be specified by the [Configuration] dialog box. Numbers ...

Page 19

Table 2.7 Internal Trace Functions Function Branch instruction trace Continous trace Internal I/O trace LDTLB instruction execution trace Description Traces and displays the branch instructions. The branch source address and branch destination address for the eight latest branch instructions are ...

Page 20

Notes: 1. When the continuous trace is not used, trace acquisition of the eight latest branch instructions is enabled interrupt is generated at the program execution start or end, including a step execution, the emulator address may ...

Page 21

Notes on Using the JTAG Clock (TCK) Set the JTAG clock (TCK) frequency to lower than the frequency of the SH7750R peripheral module clock (CKP). 2.2.5 Notes on Setting the [Breakpoint] Dialog Box 1. When an odd address is ...

Page 22

MMU is returned to the original state. When a break occurs at the corresponding virtual address, the cause of termination displayed in the status bar and the [Status] window is ILLEGAL INSTRUCTION, not BREAKPOINT. 9. When the [Virtual] ...

Page 23

Notes on Setting the [Break Condition] Dialog Box and the BREAKCONDITION_ SET Command 1. When [Go to cursor], [Step In], [Step Over], or [Step Out] is selected, the settings of Break Condition 3 are disabled. 2. Break Condition 3 ...

Page 24

Note on Setting the UBC_MODE Command In the [Configuration] dialog box, if [User] is set while the [UBC mode] list box has been set, the STEP-type commands that use Break Condition 2 for implementation cannot be used. 2.2.8 Performance ...

Page 25

The emulator measures how many times the conditions of the user program specified with the performance analysis function are satisfied. For this function, two events can be measured simultaneously and the following conditions can be specified. (a) Measurement range One ...

Page 26

Figure 2.5 [High-performance Embedded Workshop] Dialog Box (b) Measurement item Items are measured with [Channel the [CPU Performance] dialog box. Maximum two conditions can be specified at the same time. Table 2.8 shows the measurement items ...

Page 27

Table 2.8 Measurement Items Event Keyword Description Operand access count OAR* (read/with cache) Operand access count OAW* (write/with cache) Operand access count OARW* (read and write/with cache) Internal RAM operand OARAM access count All operand access count OA Internal I/O ...

Page 28

Table 2.8 Measurement Items (cont) Event Keyword Description Two-instruction concurrent E2 execution count FPU instruction execution EFP count TRAPA instruction ETR execution count Interrupt count (normal) INT Interrupt count (NMI) NMI UBC-A match count UA UBC-B match count UB Instruction ...

Page 29

Table 2.9 Performance Count Conditions Event Count Condition Instruction cache miss count TLB miss count When the TLB miss is canceled by an exception having a higher priority than that of the TLB miss Instruction fetch count When the instruction ...

Page 30

Counting method One of the following methods can be specified by each of measurement channels 1 and 2. 1. Counted by the CPU operating clock 2. Counted by the ratio of the CPU operating clock to the bus clock ...

Page 31

Note performance counter overflows as a result of measurement, “********” will be displayed. 3. Initializing the measured result To initialize the measured result, select [Initialize] from the popup menu in the [Performance Analysis] window or specify INIT with ...

Page 32

CPU Status Acquisition The emulator can display the SH7750R status during user program execution in realtime. It displays the items selected in the [Extended Monitor Configuration] dialog box in the [Extended Monitor] window during user program execution. The emulator ...

Page 33

Table 2.10 Display Status (cont) Item Example SBTYPE (cont) B’1101 EBTYPE B’0000000 STATUS B’00 Description Bit2: Read or write cycle 0: Read cycle 1: Write cycle Bit1,0: Bus width Bit1=0, Bit0=0: 8-bit bus width Bit1=0, Bit0=1: 16-bit bus width Bit1=1, ...

Page 34

Table 2.10 Display Status (cont) Item Example Condition match A=0 flag B=0 BC1=0 BC2=0 BC3=0 BC4=0 Condition match A=0 flag for sequential break BC4=0 28 Description Displays whether the channel A condition of the UBC has been satisfied. When the ...

Page 35

Table 2.10 Display Status (cont) Item Example Condition match BC3=0 flag for sequential break (cont) BC2=0 (a) Window function To use the window function, the [Extended Monitor] window is displayed. Open the [Extended Monitor] window by selecting [Display -> CPU ...

Page 36

The items that have been selected are displayed in the [Extended Monitor] window. Figure 2.7 [Extended Monitor] Window Notes: 1. CPU status acquisition function [Condition match flag]: The Break Condition function clears the condition match flag after a break occurred. ...

Page 37

TM SuperH Family E10A Emulator Additional Document for User's Manual Specific Guide for the SH7750R E10A Emulator Publication Date: Rev.1.00, December 16, 2003 Published by: Sales Strategic Planning Div. Renesas Technology Corp. Edited by: Technical Documentation & Information Department Renesas ...

Page 38

SuperH™ Family E10A Emulator Additional Document for User’s Manual 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan REJ10B0079-0100H ...

Related keywords