HD64F3672FPV Renesas Electronics America, HD64F3672FPV Datasheet - Page 163

IC H8/3672 MCU FLASH 64LQFP

HD64F3672FPV

Manufacturer Part Number
HD64F3672FPV
Description
IC H8/3672 MCU FLASH 64LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300H Tinyr
Datasheets

Specifications of HD64F3672FPV

Core Processor
H8/300H
Core Size
16-Bit
Speed
16MHz
Connectivity
SCI
Peripherals
PWM, WDT
Number Of I /o
26
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
64-LQFP
For Use With
R0K436079S000BE - KIT DEV FOR H8/36079 W/COMPILER
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3672FPV
Manufacturer:
MICROCHIP
Quantity:
1 000
Part Number:
HD64F3672FPV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
HD64F3672FPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3672FPV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
11.3.3
TIERW controls the timer W interrupt request.
11.3.4
TSRW shows the status of interrupt requests.
Bit Bit Name
7
6
5
4
3
2
1
0
Bit
7
6
5
4
OVIE
IMIED
IMIEC
IMIEB
IMIEA
Bit Name Initial Value R/W
OVF
Timer Interrupt Enable Register W (TIERW)
Timer Status Register W (TSRW)
0
1
1
1
Initial Value R/W
0
1
1
1
0
0
0
0
R/W
R/W
R/W
R/W
R/W
R/W
Description
Timer Overflow Interrupt Enable
When this bit is set to 1, FOVI interrupt requested by OVF
flag in TSRW is enabled.
Reserved
These bits are always read as 1.
Input Capture/Compare Match Interrupt Enable D
When this bit is set to 1, IMID interrupt requested by IMFD
flag in TSRW is enabled.
Input Capture/Compare Match Interrupt Enable C
When this bit is set to 1, IMIC interrupt requested by IMFC
flag in TSRW is enabled.
Input Capture/Compare Match Interrupt Enable B
When this bit is set to 1, IMIB interrupt requested by IMFB
flag in TSRW is enabled.
Input Capture/Compare Match Interrupt Enable A
When this bit is set to 1, IMIA interrupt requested by IMFA
flag in TSRW is enabled.
Description
Timer Overflow Flag
[Setting condition]
When TCNT overflows from H'FFFF to H'0000
[Clearing condition]
Read OVF when OVF = 1, then write 0 in OVF
Reserved
These bits are always read as 1.
Rev.4.00 Nov. 02, 2005 Page 137 of 304
Section 11 Timer W
REJ09B0143-0400

Related parts for HD64F3672FPV