HD64F3672FPV Renesas Electronics America, HD64F3672FPV Datasheet - Page 83

IC H8/3672 MCU FLASH 64LQFP

HD64F3672FPV

Manufacturer Part Number
HD64F3672FPV
Description
IC H8/3672 MCU FLASH 64LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300H Tinyr
Datasheets

Specifications of HD64F3672FPV

Core Processor
H8/300H
Core Size
16-Bit
Speed
16MHz
Connectivity
SCI
Peripherals
PWM, WDT
Number Of I /o
26
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
64-LQFP
For Use With
R0K436079S000BE - KIT DEV FOR H8/36079 W/COMPILER
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3672FPV
Manufacturer:
MICROCHIP
Quantity:
1 000
Part Number:
HD64F3672FPV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
HD64F3672FPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3672FPV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
When an address break is set in the data read cycle or data write cycle, the data bus used will
depend on the combination of the byte/word access and address. Table 4.1 shows the access and
data bus used. When an I/O register space with an 8-bit data bus width is accessed in word size, a
byte access is generated twice. For details on data widths of each register, see section 16.1,
Register Addresses (Address Order).
Table 4.1
4.1.2
ABRKSR consists of the address break interrupt flag and the address break interrupt enable bit.
ROM space
RAM space
I/O register with 8-bit data
bus width
I/O register with 16-bit data
bus width
Bit
7
6
5 to 0 —
Bit Name
ABIF
ABIE
Address Break Status Register (ABRKSR)
Access and Data Bus Used
Initial Value
0
0
All 1
Upper 8 bits
Upper 8 bits
Even Address Odd Address
Upper 8 bits
Upper 8 bits
R/W
R/W
R/W
Word Access
Description
Address Break Interrupt Flag
[Setting condition]
When the condition set in ABRKCR is satisfied
[Clearing condition]
When 0 is written after ABIF=1 is read
Address Break Interrupt Enable
When this bit is 1, an address break interrupt request is
enabled.
Reserved
These bits are always read as 1.
Lower 8 bits
Lower 8 bits
Upper 8 bits
Lower 8 bits
Rev.4.00 Nov. 02, 2005 Page 57 of 304
Even Address Odd Address
Upper 8 bits
Upper 8 bits
Upper 8 bits
Section 4 Address Break
Byte Access
REJ09B0143-0400
Upper 8 bits
Upper 8 bits
Upper 8 bits

Related parts for HD64F3672FPV