ISP1161A1BMGA STEricsson, ISP1161A1BMGA Datasheet - Page 106

no-image

ISP1161A1BMGA

Manufacturer Part Number
ISP1161A1BMGA
Description
Manufacturer
STEricsson
Datasheet

Specifications of ISP1161A1BMGA

Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1161A1BMGA
Manufacturer:
EPCOS
Quantity:
6 700
Part Number:
ISP1161A1BMGA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Company:
Part Number:
ISP1161A1BMGA
Quantity:
3 000
Table 108. DcInterrupt register: bit allocation
ISP1161A1_5
Product data sheet
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
BUSTATUS
13.3.6 Read Interrupt register (R: C0H)
EP14
EP6
31
23
15
R
R
R
0
0
7
0
Table 107. DcChipID register: bit description
This command indicates the sources of interrupts as stored in the 4-byte DcInterrupt
register. Each individual endpoint has its own interrupt bit. The bit allocation of the
DcInterrupt register is shown in
status in the interrupt service routine. Interrupts are enabled via the DcInterruptEnable
register, see
Remark: While reading the DcInterrupt register, read both 2 bytes.
Code (Hex): C0 — read interrupt register
Transaction — read 2 words
Remark: For details on interrupt control, see
Table 109. DcInterrupt register: bit description
Bit
15 to 8
7 to 0
Bit
31 to 24
23 to 10
9
8
7
SP_EOT
EP13
EP5
30
22
14
R
R
R
0
0
6
0
Symbol
CHIPIDH[7:0]
CHIPIDL[7:0]
Symbol
-
EP14 to EP1
EP0IN
EP0OUT
BUSTATUS
Section
PSOF
EP12
EP4
29
21
13
R
R
R
0
0
5
0
Rev. 05 — 29 September 2009
13.1.5.
silicon version (23H, with 23 representing the BCD encoded version
Description
chip ID code (61H)
number)
Description
reserved
A logic 1 indicates the interrupt source(s): endpoint 14 to 1.
A logic 1 indicates the interrupt source: control IN endpoint.
A logic 1 indicates the interrupt source: control OUT endpoint.
Monitors the current USB bus status (0 = awake, 1 = suspend).
EP11
SOF
Table
EP3
28
20
12
R
R
R
0
0
4
0
reserved
108. Bit BUSTATUS is used to verify the current bus
00H
R
USB single-chip host and device controller
EP10
EOT
EP2
27
19
11
R
R
R
Section
0
0
3
0
8.6.3.
SUSPND
EP9
EP1
26
18
10
R
R
R
0
0
2
0
RESUME
ISP1161A1
EP0IN
© ST-ERICSSON 2009. All rights reserved.
EP8
25
17
R
R
R
0
9
0
1
0
EP0OUT
RESET
106 of 137
EP7
24
16
R
R
R
0
8
0
0
0

Related parts for ISP1161A1BMGA