EP1AGX20CF484C6N Altera, EP1AGX20CF484C6N Datasheet - Page 54

• Manufacturer Part Number: EP1AGX20CF484C6N
• Description: IC ARRIA GX FPGA 20K 484FBGA
• Manufacturer: Altera
• Series: Arria GXr

Specifications of EP1AGX20CF484C6N

• Number Of Logic Elements/cells: 21580
• Number Of Labs/clbs: 1079
• Total Ram Bits: 1229184
• Number Of I /o: 230
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 484-FBGA
• Family Name: Arria™ GX
• Number Of Logic Blocks/elements: 21580
• # I/os (max): 230
• Process Technology: CMOS
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 21580
• Ram Bits: 1229184
• Operating Supply Voltage (min): 1.15V
• Operating Supply Voltage (max): 1.25V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 484
• Package Type: FC-FBGA
• No. Of Macrocells: 21580
• Family Type: Arria GX
• No. Of I/o's: 230
• Operating Frequency Max: 622.08MHz
• Operating Temperature Range: 0°C To +85°C
• Logic Case Style: BGA
• No. Of Pins: 484
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 544-2395

2–48
Table 2–10. Arria GX Device Routing Scheme
TriMatrix Memory
Table 2–11. TriMatrix Memory Features (Part 1 of 2)
Arria GX Device Handbook, Volume 1
Shared arithmetic chain
Carry chain
Register chain
Local interconnect
Direct link interconnect
R4 interconnect
R24 interconnect
C4 interconnect
C16 interconnect
ALM
M512 RAM block
M4K RAM block
M-RAM block
DSP blocks
Column IOE
Row IOE
Maximum performance
True dual-port memory
Simple dual-port memory
Single-port memory
Shift register
Source
Memory Feature
Table 2–10
TriMatrix memory consists of three types of RAM blocks: M512, M4K, and M-RAM.
Although these memory blocks are different, they can all implement various types of
memory with or without parity, including true dual-port, simple dual-port, and
single-port RAM, ROM, and FIFO buffers.
different RAM blocks.
v
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
v
—
—
—
—
—
—
lists the routing scheme for Arria GX device.
—
—
—
—
—
—
—
—
—
v
—
—
—
—
—
—
—
—
—
—
v
v
—
v
—
v
v
v
—
—
—
—
v
v
v
v
v
v
v
—
—
—
—
—
—
—
—
—
M512 RAM Block
(32 × 18 Bits)
345 MHz
v
v
v
v
v
v
v
v
v
v
—
—
—
—
—
—
—
v
v
v
v
v
v
v
v
—
—
—
—
—
—
—
—
—
—
—
Destination
v
v
v
v
v
v
v
v
v
v
v
—
—
—
—
—
Table 2–11
v
v
v
v
—
—
—
—
—
—
—
—
—
—
—
—
M4K RAM Block
v
v
v
v
—
—
—
—
—
—
—
—
—
—
—
—
(128 × 36 Bits)
380 MHz
v
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
v
v
v
v
lists the size and features of the
© December 2009 Altera Corporation
—
—
—
v
—
—
—
—
—
—
—
—
—
—
—
—
Chapter 2: Arria GX Architecture
—
—
—
v
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
v
—
—
—
—
—
—
—
—
—
—
—
—
(4K × 144 Bits)
M-RAM Block
—
—
—
v
—
—
—
—
—
—
—
—
—
—
—
—
290 MHz
TriMatrix Memory
v
v
v
—
v
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—