MC68306EH16B Freescale Semiconductor, MC68306EH16B Datasheet - Page 122

IC MPU INTEGRATED 16MHZ 132-PQFP

MC68306EH16B

Manufacturer Part Number
MC68306EH16B
Description
IC MPU INTEGRATED 16MHZ 132-PQFP
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MC68306EH16B

Processor Type
M683xx 32-Bit
Speed
16MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
132-MQFP, 132-PQFP
Controller Family/series
68K
Core Size
32 Bit
Cpu Speed
16.7MHz
No. Of Timers
1
Embedded Interface Type
UART
Digital Ic Case Style
PQFP
Supply Voltage Range
4.75V To 5.25V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68306EH16B
Manufacturer:
DATEL
Quantity:
87
Part Number:
MC68306EH16B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68306EH16BR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
6.3.4 Multidrop Mode
A channel can be programmed to operate in a wakeup mode for multidrop or
multiprocessor applications. Functional timing information for the multidrop mode is shown
in Figure 6-8. The mode is selected by setting bits 3 and 4 in mode register 1 (DUMR1).
This mode of operation allows the master station to be connected to several slave stations
(maximum of 256). In this mode, the master transmits an address character followed by a
block of data characters targeted for one of the slave stations. The slave stations have
their channel receivers disabled. However, they continuously monitor the data stream sent
out by the master station. When an address character is sent by the master, the slave
receiver channel notifies its respective CPU by setting the RxRDY bit in the DUSR and
generating an interrupt (if programmed to do so). Each slave station CPU then compares
the received address to its station address and enables its receiver if it wishes to receive
the subsequent data characters or block of data from the master station. Slave stations
not addressed continue to monitor the data stream for the next address character. Data
fields in the data stream are separated by an address character. After a slave receives a
block of data, the slave station's CPU disables the receiver and initiates the process
again.
6-14
Figure 6-7. Looping Modes Functional Diagram
CPU
CPU
CPU
Freescale Semiconductor, Inc.
For More Information On This Product,
DISABLED
DISABLED
DISABLED
MC68306 USER'S MANUAL
Go to: www.freescale.com
Rx
Tx
Rx
Rx
Tx
Tx
(c) Remote Loopback
(b) Local Loopback
(a) Automatic Echo
DISABLED
DISABLED
DISABLED
DISABLED
DISABLED
RxDx
INPUT
TxDx
OUTPUT
RxDx
INPUT
TxDx
OUTPUT
RxDx
INPUT
TxDx
OUTPUT
MOTOROLA

Related parts for MC68306EH16B