MC68306EH16B Freescale Semiconductor, MC68306EH16B Datasheet - Page 58

IC MPU INTEGRATED 16MHZ 132-PQFP

MC68306EH16B

Manufacturer Part Number
MC68306EH16B
Description
IC MPU INTEGRATED 16MHZ 132-PQFP
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MC68306EH16B

Processor Type
M683xx 32-Bit
Speed
16MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
132-MQFP, 132-PQFP
Controller Family/series
68K
Core Size
32 Bit
Cpu Speed
16.7MHz
No. Of Timers
1
Embedded Interface Type
UART
Digital Ic Case Style
PQFP
Supply Voltage Range
4.75V To 5.25V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68306EH16B
Manufacturer:
DATEL
Quantity:
87
Part Number:
MC68306EH16B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68306EH16BR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
The processor terminates the bus cycle, and remains in this state until HALT is negated.
Then the processor retries the preceding cycle using the same function codes, address,
and data (for a write operation). BERR should be negated at least one clock cycle before
HALT is negated.
3.4.3 Halt Operation
HALT
device, the processor halts and remains halted as long as the signal remains asserted, as
shown in Figure 3-26.
While the processor is halted, bus arbitration is performed as usual. Should a bus error
occur while HALT is asserted, the processor performs the retry operation previously
described.
3-26
LDS/UDS
FC2-FC0
D15–D0
A23–A1
DTACK
BERR
HALT
CLK
R/W
performs a halt/run/single-step operation. When HALT is asserted by an external
AS
S0
To guarantee that the entire read-modify-write cycle runs
correctly and that the write portion of the operation is
performed without negating the address strobe, the processor
does not retry a read-modify-write cycle. When BERR occurs
during a read-modify-write operation, a bus error operation is
performed whether or not HALT is asserted.
If a RESET instruction is executed while HALT is asserted, the
CPU will be reset.
S2
READ
Figure 3-25. Retry Bus Cycle Timing Diagram
S4
Freescale Semiconductor, Inc.
S6
For More Information On This Product,
S8
MC68306 USER'S MANUAL
Go to: www.freescale.com
1 CLOCK PERIOD
NOTE
NOTE
HALT
S0
S2
RETRY
S4
S6
MOTOROLA

Related parts for MC68306EH16B