MC68306EH16B Freescale Semiconductor, MC68306EH16B Datasheet - Page 61

• Manufacturer Part Number: MC68306EH16B
• Description: IC MPU INTEGRATED 16MHZ 132-PQFP
• Manufacturer: Freescale Semiconductor

Specifications of MC68306EH16B

• Processor Type: M683xx 32-Bit
• Speed: 16MHz
• Voltage: 5V
• Mounting Type: Surface Mount
• Package / Case: 132-MQFP, 132-PQFP
• Controller Family/series: 68K
• Core Size: 32 Bit
• Cpu Speed: 16.7MHz
• No. Of Timers: 1
• Embedded Interface Type: UART
• Digital Ic Case Style: PQFP
• Supply Voltage Range: 4.75V To 5.25V
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -

The possible bus cycle terminations can be summarized as follows (case numbers refer to
Table 3-1).
Table 3-1 shows the details of the resulting bus cycle terminations for various
combinations of signal sequences.
LEGEND:
MOTOROLA
Normal Termination:
Halt Termination:
Bus Error Termination: BERR is asserted in lieu of, coincident with, or preceding
Retry Termination:
NOTE: All operations are subject to relevant setup and hold times.
NA — Signal not asserted in this bus state
Case
No.
N — The number of the current even bus state (e.g., S4, S6, etc.)
A — Signal asserted in this bus state
X — Don't care
S — Signal asserted in preceding bus state and remains asserted in this state
1
2
3
4
5
6
Table 3-1.
Control
DTACK
DTACK
DTACK
DTACK
DTACK
DTACK
Signal
BERR
BERR
BERR
BERR
BERR
BERR
HALT
HALT
HALT
HALT
HALT
HALT
Freescale Semiconductor, Inc.
For More Information On This Product,
DTACK is asserted. BERR and HALT remain negated (case 1).
HALT is asserted coincident with or preceding DTACK, and
BERR remains negated (case 2).
DTACK (case 3).
HALT and BERR asserted in lieu of, coincident with, or before
DTACK (case 5).
DTACK
Asserted on Rising
A/S
A/S
NA
NA
NA
NA
NA
NA
NA
NA
Edge of State
N
A
A
X
A
A
X
A
A
MC68306 USER'S MANUAL
Go to: www.freescale.com
,
BERR
N+2
NA
NA
NA
NA
S
X
S
S
X
S
S
A
X
S
S
S
A
A
, and
Normal cycle terminate and continue.
Normal cycle terminate and halt. Continue
when HALT negated.
Terminate and take bus error trap.
Normal cycle terminate and continue.
Terminate and retry when HALT removed.
Normal cycle terminate and continue.
HALT
EC000 Core Results
Assertion Results
3- 29