MC68306EH16B Freescale Semiconductor, MC68306EH16B Datasheet - Page 123

IC MPU INTEGRATED 16MHZ 132-PQFP

MC68306EH16B

Manufacturer Part Number
MC68306EH16B
Description
IC MPU INTEGRATED 16MHZ 132-PQFP
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MC68306EH16B

Processor Type
M683xx 32-Bit
Speed
16MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
132-MQFP, 132-PQFP
Controller Family/series
68K
Core Size
32 Bit
Cpu Speed
16.7MHz
No. Of Timers
1
Embedded Interface Type
UART
Digital Ic Case Style
PQFP
Supply Voltage Range
4.75V To 5.25V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68306EH16B
Manufacturer:
DATEL
Quantity:
87
Part Number:
MC68306EH16B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68306EH16BR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
A transmitted character from the master station consists of a start bit, a programmed
number of data bits, an address/data (A/D) bit flag, and a programmed number of stop
bits. The A/D bit identifies the type of character being transmitted to the slave station. The
character is interpreted as an address character if the A/D bit is set or as a data character
if the A/D bit is cleared. The polarity of the A/D bit is selected by programming bit 2 of the
DUMR1. The DUMR1 should be programmed before enabling the transmitter and loading
the corresponding data bits into the transmit buffer.
In multidrop mode, the receiver continuously monitors the received data stream,
regardless of whether it is enabled or disabled. If the receiver is disabled, it sets the
RxRDY bit and loads the character into the receiver holding register FIFO stack provided
the received A/D bit is a one (address tag). The character is discarded if the received A/D
bit is a zero (data tag). If the receiver is enabled, all received characters are transferred to
the CPU via the receiver holding register stack during read operations.
MOTOROLA
CS
MASTER STATION
TxD
CS
RxD
TRANSMITTER
ENABLED
TxRDY
(SR2)
PERIPHERAL
STATION
RECEIVER
ENABLED
W
MR1(4–3) = 11
MR1(4:3) = 11
MR1(2) = 1
W
A/D
0
W
Figure 6-8. Multidrop Mode Timing Diagram
ADDR1
Freescale Semiconductor, Inc.
For More Information On This Product,
W
ADDR
ADDR
1
1
MR1(2) = 0
W
A/D
A/D
1
1
MC68306 USER'S MANUAL
Go to: www.freescale.com
ADDR
R
C0
C0
STATUS DATA
A/D
A/D
0
0
MR1(2) = 1
R
C0
R
W
W
ADDR
ADDR
2
2
A/D
A/D
ADDR2
1
1
STATUS DATA
R
ADDR
R
A/D
0
6-15

Related parts for MC68306EH16B