C8051T605-GSR Silicon Laboratories Inc, C8051T605-GSR Datasheet - Page 44

no-image

C8051T605-GSR

Manufacturer Part Number
C8051T605-GSR
Description
MCU 8-Bit C8051T60x 8051 CISC 2KB EPROM 1.8V/3V 14-Pin SOIC T/R
Manufacturer
Silicon Laboratories Inc
Datasheet

Specifications of C8051T605-GSR

Package
14SOIC
Device Core
8051
Family Name
C8051T60x
Maximum Speed
25 MHz
Ram Size
256 Byte
Program Memory Size
2 KB
Operating Supply Voltage
1.8|3 V
Data Bus Width
8 Bit
Program Memory Type
EPROM
Number Of Programmable I/os
8
Interface Type
I2C/SMBus/UART
Operating Temperature
-40 to 85 °C
Number Of Timers
3
C8051T600/1/2/3/4/5/6
SFR Definition 9.1. ADC0CF: ADC0 Configuration
SFR Address = 0xBC
44
Name
Reset
7:3 AD0SC[4:0] ADC0 SAR Conversion Clock Period Bits.
Bit
Type
2
1
0
Bit
AMP0GN0 ADC Gain Control Bit.
AD0LJST
AD08BE
Name
7
1
SAR Conversion clock is derived from system clock by the following equation, where
AD0SC refers to the 5-bit value held in bits AD0SC4–0. SAR Conversion clock
requirements are given in the ADC specification table.
Note: If the Memory Power Controller is enabled (MPCE = '1'), AD0SC must be set to at least
ADC0 Left Justify Select.
0: Data in ADC0H:ADC0L registers are right-justified.
1: Data in ADC0H:ADC0L registers are left-justified.
Note: The AD0LJST bit is only valid for 10-bit mode (AD08BE = 0).
8-Bit Mode Enable.
0: ADC operates in 10-bit mode (normal).
1: ADC operates in 8-bit mode.
Note: When AD08BE is set to 1, the AD0LJST bit is ignored.
0: Gain = 0.5
1: Gain = 1
AD0SC
6
1
"00001" for proper ADC operation.
=
AD0SC[4:0]
SYSCLK
---------------------- - 1
CLK
R/W
5
1
SAR
Rev. 1.2
4
1
Function
3
1
AD0LJST
R/W
2
0
AD08BE
R/W
1
0
AMP0GN0
R/W
0
1

Related parts for C8051T605-GSR