AT90PWM161 Atmel Corporation, AT90PWM161 Datasheet - Page 243

no-image

AT90PWM161

Manufacturer Part Number
AT90PWM161
Description
Manufacturer
Atmel Corporation
Datasheet

Specifications of AT90PWM161

Flash (kbytes)
16 Kbytes
Pin Count
20
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
Hardware Qtouch Acquisition
No
Max I/o Pins
20
Ext Interrupts
3
Usb Speed
No
Usb Interface
No
Spi
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
11
Adc Resolution (bits)
10
Adc Speed (ksps)
125
Analog Comparators
3
Resistive Touch Screen
No
Dac Channels
1
Dac Resolution (bits)
10
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
0.25
Eeprom (bytes)
512
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 125
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
1
Output Compare Channels
8
Input Capture Channels
1
Pwm Channels
6
32khz Rtc
No
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT90PWM161-16MN
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT90PWM161-WN
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
20.7.10
7734P–AVR–08/10
Reading the Signature Row from Software
When reading the Extended Fuse byte, load 0x0002 in the Z-pointer. When an LPM instruction is exe-
cuted within three cycles after the BLBSET and SPMEN bits are set in the SPMCSR, the value of the
Extended Fuse byte (EFB) will be loaded in the destination register as shown below. Refer to
on page 249
Fuse and Lock bits that are programmed, will be read as zero. Fuse and Lock bits that are unprogrammed,
will be read as one.
To read the Signature Row from software, load the Z-pointer with the signature byte address given in
Table 20-5
three CPU cycles after the SIGRD and SPMEN bits are set in SPMCSR, the signature byte value will be
loaded in the destination register. The SIGRD and SPMEN bits will auto-clear upon completion of read-
ing the Signature Row Lock bits or if no LPM instruction is executed within three CPU cycles. When
SIGRD and SPMEN are cleared, LPM will work as described in the ”AVR Instruction Set” description.
Table 20-5.
Bit
Rd
Device ID 0, Manufacturer ID
OSCAL 8M, RC-OSC calibration
Device ID 1, Flash size
Reserved
Device ID 2, Device
Temperature Sensor Offset : TSOFFSET
Reserved
Temperature Sensor Gain : TSGAIN
Lot number at sort, byte 2, ASCII
Lot number at sort, Byte 1, ASCII (most left
lot#)
Lot number at sort, byte 2, ASCII
Lot number at sort, Byte 1, ASCII
Lot number at sort, byte 2, ASCII
Lot number at sort, Byte 1, ASCII
Final test Amb VRef : LOW BYTE
Final Test Amb VRef : HIGH BYTE
Final Test Hot VRef : LOW BYTE ( only a
Read)
Final Test Hot VRef : HIGH BYTE( only a
Read)
1.TSGAIN typical value is 0x80=128
(4)
(5)
and set the SIGRD and SPMEN bits in SPMCSR. When an LPM instruction is executed within
for detailed description and mapping of the Extended Fuse byte.
Signature Byte
Signature Row Addressing
7
6
(2)
(3)
(1)
5
Address
4
0x3D
0x0E
0x3C
0x3E
0x00
0x01
0x02
0x03
0x04
0x05
0x06
0x07
0x0F
0x10
0x11
0x12
0x13
0x3F
3
EFB3
XXH
XXH
XXH
XXH
XXH
XXH
XXH
XXH
XXH
XXH
XXH
XXH
XXH
XXH
XXH
Data
1EH
93H
88H
2
EFB2
1
EFB1
AT90PWM81
0
EFB0
Table 21-4
243

Related parts for AT90PWM161