ST7MC2M9 STMicroelectronics, ST7MC2M9 Datasheet - Page 110

no-image

ST7MC2M9

Manufacturer Part Number
ST7MC2M9
Description
8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC,BRUSHLESS MOTOR CONTROL, 5 TIMERS, SPI, LINSCI(TM)
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST7MC2M9

Hdflash Endurance
100 cycles, data retention
Clock Sources
crystal/ceramic resonator oscillators and by-pass for external clock, clock security system.
Four Power Saving Modes
Halt, Active-Halt, Wait and Slow
Main Clock Controller With
Real time base, Beep and Clock-out capabilities
Two 16-bit Timers With
2 input captures, 2 output compares, external clock input, PWM and pulse generator modes
8-bit Pwm Auto-reload Timer With
2 input captures, 4 PWM outputs, output compare and time base interrupt, external clock with event detector

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST7MC2M9
Manufacturer:
ST
0
ST7MC1xx/ST7MC2xx
LINSCI™ SERIAL COMMUNICATION INTERFACE (SCI Mode) (cont’d)
10.5.5 SCI Mode - Functional Description
Conventional Baud Rate Generator Mode
The block diagram of the Serial Control Interface
in conventional baud rate generator mode is
shown in
It uses four registers:
– 2 control registers (SCICR1 and SCICR2)
– A status register (SCISR)
– A baud rate register (SCIBRR)
Extended Prescaler Mode
Two additional prescalers are available in extend-
ed prescaler mode. They are shown in
– An extended prescaler receiver register (SCIER-
– An extended prescaler transmitter register (SCI-
Figure 63. Word Length Programming
110/309
1
PR)
ETPR)
Figure
9-bit Word length (M bit is set)
Start
Bit
8-bit Word length (M bit is reset)
Start
Bit
62.
Bit0
Bit0
Bit1
Bit1
Break Character
Data Character
Idle Line
Break Character
Data Character
Idle Line
Bit2
Bit2
Bit3
Bit3
Figure
Bit4
Bit4
64.
Bit5
Bit5
10.5.5.1 Serial Data Format
Word length may be selected as being either 8 or 9
bits by programming the M bit in the SCICR1 reg-
ister (see
The TDO pin is in low state during the start bit.
The TDO pin is in high state during the stop bit.
An Idle character is interpreted as a continuous
logic high level for 10 (or 11) full bit times.
A Break character is a character with a sufficient
number of low level bits to break the normal data
format followed by an extra “1” bit to acknowledge
the start bit.
Bit6
Bit6
Possible
Bit7
Parity
Figure
Bit7
Bit
Possible
Parity
Bit8
Bit
Stop
Bit
63).
Stop
Bit
Extra
Start
Next
Start
Bit
Bit
’1’
Extra
Next Data Character
Next
Next Data Character
Start
Start
Bit
Bit
’1’
Start
Bit
Start
Bit

Related parts for ST7MC2M9