xr16c2850im Exar Corporation, xr16c2850im Datasheet - Page 16

no-image

xr16c2850im

Manufacturer Part Number
xr16c2850im
Description
Dual Uart With Tx And Rx Fifo Counters, 128 Bytes Of Fifos And Automatic Rs-485 Half Duplex Control
Manufacturer
Exar Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XR16C2850IM
Manufacturer:
EXAR
Quantity:
12
Part Number:
XR16C2850IM
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
xr16c2850im-F
Manufacturer:
XILINX
Quantity:
229
Part Number:
xr16c2850im-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16c2850im-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
XR16C2850
2.97V TO 5.5V DUAL UART WITH 128-BYTE FIFOS
Automatic CTS flow control is used to prevent data overrun to the remote receiver FIFO. The CTS# input is
monitored to suspend/restart the local transmitter. The auto CTS flow control feature is selected to fit specific
application requirement (see
With the Auto CTS function enabled, the UART will suspend transmission as soon as the stop bit of the
character in the Transmit Shift Register has been shifted out. Transmission is resumed after the CTS# input is
re-asserted (LOW), indicating more data may be sent.
F
2.14
IGURE
The local UART (UARTA) starts data transfer by asserting RTSA# (1). RTSA# is normally connected to CTSB# (2) of
remote UART (UARTB). CTSB# allows its transmitter to send data (3). TXB data arrives and fills UARTA receive FIFO
(4). When RXA data fills up to its receive FIFO trigger level, UARTA activates its RXA data ready interrupt (5) and con-
tinues to receive and put data into its FIFO. If interrupt service latency is long and data is not being unloaded, UARTA
monitors its receive data fill level to match the upper threshold of RTS delay and de-assert RTSA# (6). CTSB# follows
(7) and request UARTB transmitter to suspend data transfer. UARTB stops or finishes sending the data bits in its trans-
mit shift register (8). When receive FIFO data in UARTA is unloaded to match the lower threshold of RTS delay (9),
UARTA re-asserts RTSA# (10), CTSB# recognizes the change (11) and restarts its transmitter and data flow again until
next receive FIFO trigger (12). This same event applies to the reverse direction when UARTA sends data to UARTB
with RTSB# and CTSA# controlling the data flow.
Enable auto CTS flow control using EFR bit-7.
Enable CTS interrupt through IER bit-7 (after setting EFR bit-4). The UART issues an interrupt when the
CTS# pin is de-asserted (HIGH) during Auto CTS flow control mode: ISR bit-5 will be set to 1.
11. A
Auto CTS Flow Control
UTO
(RXA FIFO
CTSB#
RXA FIFO
Interrupt)
RTSA#
TXB
INTA
Trigger Reached
RTS
Receiver FIFO
Trigger Level
Local UART
Transmitter
Auto CTS
Auto RTS
UARTA
Monitor
AND
Data Starts
Receive
Data
CTS F
Figure
Assert RTS# to Begin
1
2
Transmission
Trigger Level
3
4
LOW
RX FIFO
11):
RTSA#
TXA
CTSA#
RXA
ON
C
ON
ONTROL
5
O
7
RTS High
Threshold
PERATION
16
6
8
OFF
Suspend
OFF
RTSB#
CTSB#
RTS Low
Threshold
RXB
TXB
Restart
9
10
11
Trigger Reached
Remote UART
ON
Trigger Level
Receiver FIFO
12
Auto CTS
Transmitter
Auto RTS
UARTB
Monitor
ON
Trigger Level
RX FIFO
RTSCTS1
xr
REV. 2.1.3

Related parts for xr16c2850im