MPC860DP FREESCALE [Freescale Semiconductor, Inc], MPC860DP Datasheet - Page 2

no-image

MPC860DP

Manufacturer Part Number
MPC860DP
Description
Hardware Specifications
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC860DPCVR50D4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC860DPCVR66D4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC860DPCZQ50D4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC860DPCZQ66D4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC860DPVR50D4
Manufacturer:
FREESCAL
Quantity:
300
Part Number:
MPC860DPVR50D4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC860DPVR80D4
Manufacturer:
ROHM
Quantity:
64
Part Number:
MPC860DPZQ66D4
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MPC860DPZQ80D4
Quantity:
1
Features
2 Features
The following list summarizes the key MPC860 features:
2
1
MPC860DE
MPC860DT
MPC860DP
MPC860EN
MPC860SR
MPC860T
MPC860P
MPC855T
Supporting documentation for these devices refers to the following:
Embedded single-issue, 32-bit PowerPC
thirty-two 32-bit general-purpose registers (GPRs)
— The core performs branch prediction with conditional prefetch without conditional execution.
— 4- or 8-Kbyte data cache and 4- or 16-Kbyte instruction cache (see
— MMUs with 32-entry TLB, fully-associative instruction, and data TLBs
— MMUs support multiple page sizes of 4-, 16-, and 512-Kbytes, and 8-Mbytes; 16 virtual address spaces
— Advanced on-chip-emulation debug mode
Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)
32 address lines
Operates at up to 80 MHz
Memory controller (eight banks)
— Contains complete dynamic RAM (DRAM) controller
1. MPC860 PowerQUICC Family User’s Manual (MPC860UM, Rev. 3)
2. MPC855T User’s Manual (MPC855TUM/D, Rev. 1)
Part
– 16-Kbyte instruction caches are four-way, set-associative with 256 sets; 4-Kbyte instruction caches
– 8-Kbyte data caches are two-way, set-associative with 256 sets; 4-Kbyte data caches are two-way,
– Cache coherency for both instruction and data caches is maintained on 128-bit (4-word) cache
– Caches are physically addressed, implement a least recently used (LRU) replacement algorithm, and
and 16 protection groups
are two-way, set-associative with 128 sets.
set-associative with 128 sets.
blocks.
are lockable on a cache block basis.
Instruction
Cache
16
16
Cache (Kbytes)
4
4
4
4
4
4
MPC860 Family Hardware Specifications, Rev. 7
Data Cache
Table 1. MPC860 Family Functionality
4
4
8
4
4
4
8
4
TM
Up to 2
Up to 2
Up to 2
Up to 4
Up to 4
Up to 4
Up to 4
core (implementing the PowerPC architecture) with
10T
1
Ethernet
10/100
1
1
1
1
1
ATM
Yes
Yes
Yes
Yes
Yes
Yes
Table
1)
SCC
2
2
2
4
4
4
4
1
Freescale Semiconductor
Reference
1
1
1
1
1
1
1
2
1

Related parts for MPC860DP