SSD1339U3 ETC1 [List of Unclassifed Manufacturers], SSD1339U3 Datasheet - Page 19

no-image

SSD1339U3

Manufacturer Part Number
SSD1339U3
Description
132RGB x 132 with 2 smart Icon lines Dot Matrix OLED/PLED Segment/Common Driver with Controller
Manufacturer
ETC1 [List of Unclassifed Manufacturers]
Datasheet
7. FUNCTIONAL BLOCK DISCRIPTIONS
This module is an On-Chip low power RC oscillator circuitry. The operation clock (CLK) can be generated
either from internal oscillator or external source CL pin. This selection is done by CLS pin. If CLS pin is
pulled high, internal oscillator is chosen. Pulling CLS pin low disables internal oscillator and external
clock must be connected to CL pins for proper operation. When the internal oscillator is selected, its
output frequency Fosc can be changed by command B3h.
In some COF packages of SSD1339, CLS pin is tied to high internally and the internal oscillator is
selected in these packages.
The display clock (DCLK) for the Display Timing Generator is derived from CLK. The division factor can
be programmed from 1 to 16 by command B3h.
When RES# input is low, the chip is initialized with the following status:
Oscillator Circuit and Display Time Generator
Reset Circuit
SSD1339
1. Display is OFF
2. 132x132 Display Mode
3. Normal segment and display data column address and row address mapping (SEG0 mapped to
4. Shift register data clear in serial interface
5. Display start line is set at display RAM address 0
6. Column address counter is set at 0
7. Normal scan direction of the COM outputs
8. Contrast control register is set at 80H
address 00H and COM0 mapped to address 00H)
CL
Rev 1.1
P 19/59 Jul 2005
Oscillator
Internal
Fosc
Figure 5 – Oscillator Circuit
CLS
M
U
X
CLK
Divider
DCLK
Display
Clock
Solomon Systech

Related parts for SSD1339U3