PCF8534AHL/1,518 NXP Semiconductors, PCF8534AHL/1,518 Datasheet - Page 11

• Manufacturer Part Number: PCF8534AHL/1,518
• Description: IC LCD DISPLAY DRVR 60SEG 80LQFP
• Manufacturer: NXP Semiconductors

Specifications of PCF8534AHL/1,518

• Package / Case: 80-LQFP
• Display Type: LCD
• Configuration: 60 Segment
• Interface: I²C
• Current - Supply: 8µA
• Voltage - Supply: 1.8 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Number Of Digits: 30
• Number Of Segments: 240
• Maximum Clock Frequency: 400 KHz
• Operating Supply Voltage: 1.8 V to 5.5 V
• Maximum Power Dissipation: 400 mW
• Maximum Operating Temperature: + 85 C
• Maximum Supply Current: 50 mA
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Digits Or Characters: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 568-5058-2; 935289852518

NXP Semiconductors
Table 4.
[1]
UJA1076_2
Product data sheet
Bit
15:13 A2, A1, A0
12
11
10:8
7
6
5
4
3
2:0
Bit NWP is set to it’s default value (100) after a reset.
Symbol
RO
WMC
NWP
WOS/SWR
V1S
V2S
WLS1
WLS2
reserved
WD_and_Status register
[1]
6.2.3 WD_and_Status register
Access Power-on
R
R/W
R/W
R/W
R/W
R
R
R
R
R
default
000
0
0
100
-
-
-
-
-
000
All information provided in this document is subject to legal disclaimers.
Description
register address
access status
watchdog mode control
nominal watchdog period
watchdog off status/software reset
V1 status
V2 status
wake-up 1 status
wake-up 2 status
0: register set to read/write
1: register set to read only
0: Normal mode: watchdog in Window mode; Standby mode: watchdog in
Timeout mode
1: Normal mode: watchdog in Timeout mode; Standby mode: watchdog in
Off mode
000: 8 ms
001: 16 ms
010: 32 ms
011: 64 ms
100: 128 ms
101: 256 ms
110: 1024 ms
111: 4096 ms
0: WDOFF pin LOW; watchdog mode determined by bit WMC
1: watchdog disabled due to HIGH level on pin WDOFF; results in software
reset
0: V1 output voltage above 90 % undervoltage recovery threshold
(V
1: V1 output voltage below 90 % undervoltage detection threshold
(V
0: V2 output voltage above undervoltage release threshold
(V
1: V2 output voltage below undervoltage detection threshold
(V
0: WAKE1 input voltage below switching threshold (V
1: WAKE1 input voltage above switching threshold (V
0: WAKE2 input voltage below switching threshold (V
1: WAKE2 input voltage above switching threshold (V
uvr
uvd
uvr
uvd
; see
; see
; see
; see
Rev. 02 — 27 May 2010
Table
Table
Table
Table
10)
10)
10)
10)
High-speed CAN core system basis chip
th(sw)
th(sw)
th(sw)
th(sw)
UJA1076
© NXP B.V. 2010. All rights reserved.
)
)
)
)
11 of 47