IDT72V51333L7-5BB8 IDT, Integrated Device Technology Inc, IDT72V51333L7-5BB8 Datasheet - Page 35

IC FLOW CTRL MULTI QUEUE 256-BGA

IDT72V51333L7-5BB8

Manufacturer Part Number
IDT72V51333L7-5BB8
Description
IC FLOW CTRL MULTI QUEUE 256-BGA
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet

Specifications of IDT72V51333L7-5BB8

Configuration
Dual
Density
512Kb
Access Time (max)
4ns
Word Size
18b
Organization
4Kx18x8
Sync/async
Synchronous
Expandable
Yes
Bus Direction
Uni-Directional
Package Type
BGA
Clock Freq (max)
133MHz
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3.15V
Operating Supply Voltage (max)
3.45V
Supply Current
100mA
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
256
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
72V51333L7-5BB8
Cycle:
*A* Word Wd+1 is read from the previously selected queue, Qp.
*B* Reads are disabled, word Wd+1 remains on the output bus.
*C* A new queue, Qn is selected for read port operations.
*D* Due to FWFT operation Word, Wd+2 of Qp is read out regardless of REN.
*E* The next available word Wx of Qn is read out regardless of REN, 2 RCLK cycles after queue selection. This is FWFT operation.
*F* The queue, Qp is again selected.
*G* Word Wx+1 is read from Qn regardless of REN, this is due to FWFT.
*H* Word Wd+3 is read from Qp, this read occurs regardless of REN due to FWFT operation.
*I* Word Wd+4 is read from Qp.
*J* Reads are disabled on this cycle, therefore no further reads occur.
NOTES:
1. The Output Valid flag, OV is HIGH therefore the previously selected queue has been read to empty. The Output Enable input is Asynchronous, therefore the Qout output bus
2. In expansion mode the OE inputs of all devices should be connected together. This allows the output busses of all devices to be High-Impedance controlled.
Cycle:
*A* Queue A is selected for reads. No data will fall through on this cycle, the previous queue was read to empty.
*B* No data will fall through on this cycle, the previous queue was read to empty.
*C* Word, W0 from Qa is read out regardless of REN due to FWFT operation. The OV flag goes LOW indicating that Word W0 is valid.
*D* Reads are disabled therefore word, W0 of Qa remains on the output bus.
*E* Reads are again enabled so word W1 is read from Qa.
*F* Word W2 is read from Qa.
*G* Queue, Qb is selected on the read port. This queue is actually empty. Word, W3 is read from Qa.
*H* Word, W4 falls through from Qa.
*I* Output Valid flag, OV goes HIGH to indicate that Qb is empty. Data on the output port is no longer valid.
IDT72V51333/72V51343/72V51353 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES
(8 QUEUES) 18 BIT WIDE CONFIGURATION 589,824, 1,179,648 and 2,359,296 bits
RDADD
RADEN
RDADD
RADEN
RCLK
will go to Low-Impedance after time t
The data currently on the output register will be available on the output after time t
previous queue.
Q
REN
RCLK
OUT
OV
Qout
REN
Output Enable is taken HIGH, this is Asynchronous so the output bus goes to High-Impedance after time, t
OE
OV
t
t
AS
OLZ
t
QS
Q
P
t
W
ENS
*A*
Q
D
A
t
*A*
OE
t
QH
t
t
AH
ENH
t
A
Previous Data in O/P Register
*B*
*B*
OLZ
.
t
Q
ENS
Figure 15. Read Queue Select, Read Operation and OE
t
t
QS
AS
P
W
D+1
Figure 14. Read Queue Selection with Reads Disabled
*C*
Q
n
*C*
t
t
QH
AH
t
t
A
ENH
t
ROV
*D*
*D*
t
A
Q
Q
A
PFT
P
W
W
t
D+2
ENS
0
*E*
OE
35
. This data is the previous data on the output register, this is the last word read out of the
t
A
*E*
t
t
AS
QS
t
A
Q
*F*
P
Q
n
Q
W
t
t
A
AH
QH
X
W
*F*
1
OHZ
*G*
t
A
OE
OE
OE
OE Timing
.
t
t
QS
t
AS
A
Q
t
ENS
A
Q
*G*
W
Q
n
B
2
W
*H*
X+1
t
QH
t
t
A
COMMERCIAL AND INDUSTRIAL
AH
t
A
Q
Q
A
P
W
W
*H*
TEMPERATURE RANGES
3
D+3
*I*
t
t
A
A
t
ENH
t
ROV
Q
Q
*J*
A
*I*
P
W
No Read
Q
W
B
4
D+4
is Empty
t
5940 drw17
OHZ
5940 drw16

Related parts for IDT72V51333L7-5BB8