ATXMEGA64A1-AU Atmel, ATXMEGA64A1-AU Datasheet - Page 103

MCU AVR 64K FLASH 1.6V 100-TQFP

ATXMEGA64A1-AU

Manufacturer Part Number
ATXMEGA64A1-AU
Description
MCU AVR 64K FLASH 1.6V 100-TQFP
Manufacturer
Atmel
Series
AVR® XMEGAr
Datasheet

Specifications of ATXMEGA64A1-AU

Core Processor
AVR
Core Size
8/16-Bit
Speed
32MHz
Connectivity
EBI/EMI, I²C, IrDA, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number Of I /o
78
Program Memory Size
64KB (32K x 16)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
1.6 V ~ 3.6 V
Data Converters
A/D 16x12b, D/A 4x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-TQFP, 100-VQFP
Processor Series
ATXMEGA64x
Core
AVR8
Data Bus Width
8 bit, 16 bit
Data Ram Size
4 KB
Interface Type
I2C/SPI/USART
Maximum Clock Frequency
32 MHz
Number Of Programmable I/os
78
Number Of Timers
8
Operating Supply Voltage
1.6 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWAVR, EWAVR-BL
Development Tools By Supplier
ATAVRDRAGON, ATAVRISP2, ATAVRONEKIT
Minimum Operating Temperature
- 40 C
On-chip Adc
2 (8-ch x 12-bit)
On-chip Dac
2 (2-ch x 12-bit)
Package
100TQFP
Device Core
AVR
Family Name
XMEGA
Maximum Speed
32 MHz
For Use With
ATAVRONEKIT - KIT AVR/AVR32 DEBUGGER/PROGRMMRATSTK600-TQFP100 - STK600 SOCKET/ADAPTER 100-TQFPATSTK600-TQFP44 - STK600 SOCKET/ADAPTER 44-TQFP770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAG770-1004 - ISP 4PORT FOR ATMEL AVR MCU SPIATAVRISP2 - PROGRAMMER AVR IN SYSTEM
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATXMEGA64A1-AU
Manufacturer:
Atmel
Quantity:
135
Part Number:
ATXMEGA64A1-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATXMEGA64A1-AUR
Manufacturer:
Atmel
Quantity:
10 000
8067M–AVR–09/10
15. JTAG enable does not override Analog Comparator B output
16. Bandgap measurement with the ADC is non-functional when V
17. DAC refresh may be blocked in S/H mode
18. Inverted I/O enable does not affect Analog Comparator Output
19. Both DFLLs and both oscillators has to be enabled for one to work
When JTAG is enabled this will not override the Anlog Comparator B (ACB)ouput, AC0OUT
on pin 7 if this is enabled.
Problem fix/Workaround
AC0OUT for ACB should not be enabled when JTAG is used. Use only analog comparator
output for ACA when JTAG is used, or use the PDI as debug interface.
The ADC cannot be used to do bandgap measurements when V
Problem fix/Workaround
If internal voltages must be measured when V
reference instead of the bandgap.
If the DAC is running in Sample and Hold (S/H) mode and conversion for one channel is
done at maximum rate (i.e. the DAC is always busy doing conversion for this channel), this
will block refresh signals to the second channel.
Problem fix/Workarund
When using the DAC in S/H mode, ensure that none of the channels is running at maximum
conversion rate, or ensure that the conversion rate of both channels is high enough to not
require refresh.
The inverted I/O pin function does not affect the Analog Comparator output function.
Problem fix/Workarund
Configure the analog comparator setup to give a inverted result (i.e. connect positive input to
the negative AC input and vice versa), or use and externel inverter to change polarity of
Analog Comparator Output.
In order to use the automatic runtime calibration for the 2 MHz or the 32 MHz internal oscilla-
tors, the DFLL for both oscillators and both oscillators has to be enabled for one to work.
Problem fix/Workarund
Enabled both DFLLs and oscillators when using automatic runtime calibration for one of the
internal oscillators.
CC
is below 2.7V, measure the internal 1.00V
CC
CC
is below 2.7V.
is below 2.7V
XMEGA A1
103

Related parts for ATXMEGA64A1-AU