C8051T633-GM Silicon Laboratories Inc, C8051T633-GM Datasheet - Page 3
![IC MCU 4KB 20PIN QFN](/photos/12/25/122567/silicon_laboratories_inc-20-qfn_sml.jpg)
C8051T633-GM
Manufacturer Part Number
C8051T633-GM
Description
IC MCU 4KB 20PIN QFN
Manufacturer
Silicon Laboratories Inc
Series
C8051T63xr
Specifications of C8051T633-GM
Core Processor
8051
Core Size
8-Bit
Speed
25MHz
Connectivity
SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
17
Program Memory Size
4KB (4K x 8)
Program Memory Type
OTP
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
20-QFN
Processor Series
C8051T6x
Core
8051
Data Bus Width
8 bit
Data Ram Size
768 B
Interface Type
UART, SPI, SMBus
Maximum Clock Frequency
25 MHz
Number Of Programmable I/os
17
Number Of Timers
4 x 16-bit
Operating Supply Voltage
1.8 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
PK51, CA51, A51, ULINK2
Development Tools By Supplier
C8051T630DK
Minimum Operating Temperature
- 40 C
For Use With
336-1464 - KIT DEV FOR C8051T630 FAMILY
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Lead Free Status / Rohs Status
Details
Other names
336-1461-5
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
C8051T633-GM
Manufacturer:
Silicon
Quantity:
270
Table of Contents
1. System Overview ..................................................................................................... 15
2. Ordering Information ............................................................................................... 17
3. Pin Definitions.......................................................................................................... 18
4. QFN-20 Package Specifications ............................................................................. 21
5. Electrical Characteristics ........................................................................................ 23
6. 10-Bit ADC (ADC0, C8051T630/2/4 only)................................................................ 33
7. Temperature Sensor (C8051T630/2/4 only) ........................................................... 45
8. 10-Bit Current Mode DAC (IDA0, C8051T630/2/4 only) ......................................... 48
9. Voltage Reference Options ..................................................................................... 52
10. Voltage Regulator (REG0) ..................................................................................... 55
11. Comparator0........................................................................................................... 57
12. CIP-51 Microcontroller........................................................................................... 63
13. Memory Organization ............................................................................................ 72
14. Special Function Registers................................................................................... 76
5.1. Absolute Maximum Specifications..................................................................... 23
5.2. Electrical Characteristics ................................................................................... 24
5.3. Typical Performance Curves ............................................................................. 32
6.1. Output Code Formatting .................................................................................... 34
6.2. 8-Bit Mode ......................................................................................................... 34
6.3. Modes of Operation ........................................................................................... 34
6.4. Programmable Window Detector....................................................................... 40
6.5. ADC0 Analog Multiplexer (C8051T630/2/4 only)............................................... 43
7.1. Calibration ......................................................................................................... 45
8.1. IDA0 Output Scheduling .................................................................................... 48
8.2. IDAC Output Mapping ....................................................................................... 49
11.1. Comparator Multiplexer ................................................................................... 61
12.1. Instruction Set.................................................................................................. 64
12.2. CIP-51 Register Descriptions .......................................................................... 69
13.1. Program Memory............................................................................................. 73
13.2. Data Memory ................................................................................................... 73
6.3.1. Starting a Conversion................................................................................ 34
6.3.2. Tracking Modes......................................................................................... 35
6.3.3. Settling Time Requirements...................................................................... 36
6.4.1. Window Detector Example........................................................................ 42
8.1.1. Update Output On-Demand ...................................................................... 48
8.1.2. Update Output Based on Timer Overflow ................................................. 49
8.1.3. Update Output Based on CNVSTR Edge ................................................. 49
12.1.1. Instruction and CPU Timing .................................................................... 64
13.2.1. Internal RAM ........................................................................................... 73
13.2.2. External RAM .......................................................................................... 74
13.2.1.1. General Purpose Registers ............................................................ 74
13.2.1.2. Bit Addressable Locations .............................................................. 74
13.2.1.3. Stack ............................................................................................ 74
Rev. 1.0
C8051T630/1/2/3/4/5
3