AT90USB162-16AU Atmel, AT90USB162-16AU Datasheet - Page 85

MCU AVR USB 16K FLASH 32-TQFP

AT90USB162-16AU

Manufacturer Part Number
AT90USB162-16AU
Description
MCU AVR USB 16K FLASH 32-TQFP
Manufacturer
Atmel
Series
AVR® 90USBr
Datasheet

Specifications of AT90USB162-16AU

Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
EBI/EMI, PS/2, SPI, UART/USART, USB
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
22
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
32-TQFP, 32-VQFP
Processor Series
AT90USBx
Core
AVR8
Data Bus Width
8 bit
Data Ram Size
512 B
Interface Type
SPI/USART/debugWIRE
Maximum Clock Frequency
16 MHz
Number Of Programmable I/os
22
Number Of Timers
2
Operating Supply Voltage
2.7 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWAVR, EWAVR-BL
Development Tools By Supplier
ATAVRDRAGON, ATSTK500, ATSTK600, ATSTK525, ATSTK526, ATAVRISP2, ATAVRONEKIT, AT90USBKEY, ATEVK525
Minimum Operating Temperature
- 40 C
No. Of I/o's
22
Eeprom Memory Size
512Byte
Ram Memory Size
512Byte
Cpu Speed
16MHz
No. Of Timers
2
Embedded Interface Type
SPI, USART
Rohs Compliant
Yes
For Use With
ATSTK600 - DEV KIT FOR AVR/AVR32ATSTK526 - KIT STARTER FOR AT90USB82/162ATAVRDRAGON - KIT DRAGON 32KB FLASH MEM AVRATSTK525 - KIT STARTER FOR AT90USBAT90USBKEY2 - KIT DEMO FOR AT90USB
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Data Converters
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT90USB162-16AU
Manufacturer:
Atmel
Quantity:
30 024
Part Number:
AT90USB162-16AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT90USB162-16AU
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
AT90USB162-16AUR
Manufacturer:
Atmel
Quantity:
2 751
Part Number:
AT90USB162-16AUR
Manufacturer:
Atmel
Quantity:
10 000
12.0.2
7707F–AVR–11/10
External Interrupt Control Register B – EICRB
Table 12-1.
Note:
Table 12-2.
• Bits 7..0 – ISC71, ISC70 - ISC41, ISC40: External Interrupt 7 - 4 Sense Control Bits
The External Interrupts 7 - 4 are activated by the external pins INT7:4 if the SREG I-flag and the
corresponding interrupt mask in the EIMSK is set. The level and edges on the external pins that
activate the interrupts are defined in
before detecting edges. If edge or toggle interrupt is selected, pulses that last longer than one
clock period will generate an interrupt. Shorter pulses are not guaranteed to generate an inter-
rupt. Observe that CPU clock frequency can be lower than the XTAL frequency if the XTAL
divider is enabled. If low level interrupt is selected, the low level must be held until the comple-
tion of the currently executing instruction to generate an interrupt. If enabled, a level triggered
interrupt will generate an interrupt request as long as the pin is held low.
Table 12-3.
Note:
Bit
Read/Write
Initial Value
ISCn1
ISCn1
Symbol
t
0
0
1
1
0
0
1
1
INT
1. n = 3, 2, 1or 0.
1. n = 7, 6, 5 or 4.
ISCn0
When changing the ISCn1/ISCn0 bits, the interrupt must be disabled by clearing its Interrupt
Enable bit in the EIMSK Register. Otherwise an interrupt can occur when the bits are changed.
When changing the ISCn1/ISCn0 bits, the interrupt must be disabled by clearing its Interrupt
Enable bit in the EIMSK Register. Otherwise an interrupt can occur when the bits are changed.
ISCn0
Parameter
Minimum pulse width for asynchronous
external interrupt
0
1
0
1
0
1
0
1
Asynchronous External Interrupt Characteristics
7
ISC71
R/W
0
Interrupt Sense Control
Interrupt Sense Control
Description
The low level of INTn generates an interrupt request.
Any logical change on INTn generates an interrupt request
The falling edge between two samples of INTn generates an interrupt request.
The rising edge between two samples of INTn generates an interrupt request.
Description
The low level of INTn generates an interrupt request.
Any edge of INTn generates asynchronously an interrupt request.
The falling edge of INTn generates asynchronously an interrupt request.
The rising edge of INTn generates asynchronously an interrupt request.
6
ISC70
R/W
0
5
ISC61
R/W
0
(1)
Table
(1)
4
ISC60
R/W
0
12-3. The value on the INT7:4 pins are sampled
3
ISC51
R/W
0
Condition
2
ISC50
R/W
0
AT90USB82/162
Min
1
ISC41
R/W
0
Typ
50
0
ISC40
R/W
0
Max
EICRB
Units
ns
85

Related parts for AT90USB162-16AU