AT89C51RE2-SLRUM Atmel, AT89C51RE2-SLRUM Datasheet - Page 154

MCU 8051 128K FLASH 44-PLCC

AT89C51RE2-SLRUM

Manufacturer Part Number
AT89C51RE2-SLRUM
Description
MCU 8051 128K FLASH 44-PLCC
Manufacturer
Atmel
Series
89Cr
Datasheet

Specifications of AT89C51RE2-SLRUM

Core Processor
8051
Core Size
8-Bit
Speed
60MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
34
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
44-PLCC
Processor Series
AT89x
Core
8051
Data Bus Width
8 bit
Data Ram Size
8 KB
Interface Type
UART, SPI
Maximum Clock Frequency
60 MHz
Number Of Programmable I/os
34
Number Of Timers
3
Operating Supply Voltage
2.7 V to 5.5 V
Mounting Style
SMD/SMT
3rd Party Development Tools
PK51, CA51, A51, ULINK2
Development Tools By Supplier
AT89OCD-01
For Use With
AT89STK-11 - KIT STARTER FOR AT89C51RX2
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT89C51RE2-SLRUM
Manufacturer:
Atmel
Quantity:
759
Part Number:
AT89C51RE2-SLRUM
Manufacturer:
Atmel
Quantity:
10 000
Figure 62. Queuing Transmission In Master Mode
154
MOSI
MISO
Data
SPTE
SCK
AT89C51RE2
MSB
MSB
Byte 1
B6
B6
When a transmission is in progress a new data can be queued and sent as soon as transmission
has been completed. So it is possible to transmit bytes without latency, useful in some
applications.
The SPTE bit in SPSCR is set as long as the transmission buffer is free. It means that the user
application can write SPDAT with the data to be transmitted until the SPTE becomes cleared.
Figure 62 shows a queuing transmission in master mode. Once the Byte 1 is ready, it is immedi-
ately sent on the bus. Meanwhile an other byte is prepared (and the SPTE is cleared), it will be
sent at the end of the current transmission. The next data must be ready before the end of the
current transmission.
In slave mode it is almost the same except it is the external master that start the transmission.
Also, in slave mode, if no new data is ready, the last value received will be the next data byte
transmitted.
BYTE 1 under transmission
B5
B5
B4
B4
B3
B3
B2
B2
B1
B1
Byte 2
LSB
LSB MSB
MSB
B6
B6
BYTE 2 under transmission
B5
B5
B4
B4
B3
B3
Byte 3
B2
B2
B1
B1
LSB
LSB
7663E–8051–10/08

Related parts for AT89C51RE2-SLRUM