LPC2939FBD208,551 NXP Semiconductors, LPC2939FBD208,551 Datasheet - Page 61

• Manufacturer Part Number: LPC2939FBD208,551
• Description: IC ARM9 MCU FLASH 768KB 208-LQFP
• Manufacturer: NXP Semiconductors
• Series: LPC2900r

Specifications of LPC2939FBD208,551

• Core Processor: ARM9
• Core Size: 32-Bit
• Speed: 125MHz
• Connectivity: CAN, EBI/EMI, I²C, LIN, SPI, UART/USART, USB, USB OTG
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 152
• Program Memory Size: 768KB (768K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 16K x 8
• Ram Size: 56K x 8
• Voltage - Supply (vcc/vdd): 1.71 V ~ 3.6 V
• Data Converters: A/D 24x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 208-LQFP
• Processor Series: LPC29
• Core: ARM968E-S
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: OM11027
• Package: 208LQFP
• Device Core: ARM968E-S
• Family Name: LPC2900
• Operating Supply Voltage: 1.8|3.3 V
• Data Bus Width: 16|32 Bit
• Number Of Programmable I/os: 160
• Interface Type: CAN/I2C/LIN/QSPI/UART/USB
• On-chip Adc: 24-chx10-bit
• Number Of Timers: 6
• For Use With: 568-4787 - BOARD EVAL LPC2939
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 935287113551

NXP Semiconductors
LPC2939_3
Product data sheet
6.17 Vectored interrupt controller
Table 32.
Legend:
‘1’ Indicates that the related register bit is tied off to logic HIGH, all writes are ignored
‘0’ Indicates that the related register bit is tied off to logic LOW, all writes are ignored
‘+’ Indicates that the related register bit is readable and writable
The LPC2939 contains a very flexible and powerful Vectored Interrupt Controller (VIC) to
interrupt the ARM processor on request.
The key features are:
Branch clock name
CLK_MSCSS_ADC0_APB BASE_MSCSS_CLK
CLK_MSCSS_ADC1_APB BASE_MSCSS_CLK
CLK_MSCSS_ADC2_APB BASE_MSCSS_CLK
CLK_MSCSS_QEI
CLK_OUT_CLK
CLK_UART0
CLK_UART1
CLK_SPI0
CLK_SPI1
CLK_SPI2
CLK_TMR0
CLK_TMR1
CLK_TMR2
CLK_TMR3
CLK_ADC0
CLK_ADC1
CLK_ADC2
CLK_USB_I2C
CLK_USB
•
•
•
•
•
•
•
•
Level-active interrupt request with programmable polarity
56 interrupt-request inputs
Software-interrupt request capability associated with each request input
Interrupt request state can be observed before masking
Software-programmable priority assignments to interrupt requests up to 15 levels
Software-programmable routing of interrupt requests towards the ARM-processor
inputs IRQ and FIQ
Fast identification of interrupt requests through vector
Support for nesting of interrupt service routines
Branch clock overview
All information provided in this document is subject to legal disclaimers.
Rev. 03 — 7 April 2010
Base clock
BASE_MSCSS_CLK
BASE_OUT_CLK
BASE_UART_CLK
BASE_UART_CLK
BASE_SPI_CLK
BASE_SPI_CLK
BASE_SPI_CLK
BASE_TMR_CLK
BASE_TMR_CLK
BASE_TMR_CLK
BASE_TMR_CLK
BASE_ADC_CLK
BASE_ADC_CLK
BASE_ADC_CLK
BASE_USB_I2C_CLK
BASE_USB_CLK
…continued
ARM9 microcontroller with CAN, LIN, and USB
Implemented switch on/off
mechanism
WAKE-UP
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
AUTO
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
LPC2939
© NXP B.V. 2010. All rights reserved.
+
+
+
+
+
+
+
+
+
+
+
+
+
+
RUN
+
+
+
+
+
61 of 99