EP9307-IRZ Cirrus Logic Inc, EP9307-IRZ Datasheet - Page 540

• Manufacturer Part Number: EP9307-IRZ
• Description: IC ARM9 SOC ARM920T 272TFBGA
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9307-IRZ

• Core Size: 16/32-Bit
• Core Processor: ARM9
• Speed: 200MHz
• Connectivity: EBI/EMI, Ethernet, I²C, IrDA, Keypad/Touchscreen, SPI, UART/USART, USB
• Peripherals: AC'97, DMA, I&sup2:S, LCD, LED, MaverickKey, POR, PWM, WDT
• Number Of I /o: 14
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 8x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 272-TFBGA
• Controller Family/series: (ARM9)
• No. Of I/o's: 14
• Ram Memory Size: 32MB
• Cpu Speed: 200MHz
• No. Of Timers: 3
• No. Of Pwm Channels: 1
• Digital Ic Case Style: TFBGA
• Embedded Interface Type: AC97, I2S, SPI, UART, USB
• Rohs Compliant: Yes
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: EDB9307A-Z
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 598-1133 - KIT DEVELOPMENT EP9307 ARM9
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Details
• Other names: 598-1256

14
UART1RXSts
14-18
UART1 With HDLC and Modem Control Signals
EP93xx User’s Guide
31
15
Address:
Default:
Definition:
Bit Descriptions:
30
14
29
13
28
12
0x808C_0004 - Read/Write
0x0000_0000
UART1 Receive Status Register/Error Clear Register. Provides receive status
of the data value last read from the UART1Data. A write to this register clears
the framing, parity, break and overrun errors. The data value is not important.
Note that BE, PE and FE are not used for synchronous HDLC.
RSVD:
OE:
BE:
PE:
27
11
26
10
RSVD
Copyright 2007 Cirrus Logic
25
9
Reserved. Unknown During Read.
Overrun Error. This bit is set to “1” if data is received and
the FIFO is already full. This bit is cleared to “0” by a write
to UART1RXSts. The FIFO contents remain valid since no
further data is written when the FIFO is full. Only the
contents of the shift register are overwritten. The data
must be read in order to empty the FIFO.
Break Error. This bit is set to 1 if a break condition was
detected, indicating that the received data input was held
LOW for longer than a full-word transmission time (defined
as start, data, parity and stop bits). This bit is cleared to 0
after a write to UART1RXSts. In FIFO mode, this error is
associated with the character at the top of the FIFO. When
a break occurs, only one 0 character is loaded into the
FIFO. The next character is only enabled after the receive
data input goes to a 1 (marking state) and the next valid
start bit is received.
Parity Error. When this bit is set to 1, it indicates that the
parity of the received data character does not match the
parity selected in UART1LinCtrlHigh (bit 2). This bit is
cleared to 0 by a write to UART1RXSts. In FIFO mode,
this error is associated with the character at the top of the
FIFO.
24
8
RSVD
23
7
22
6
21
5
20
4
OE
19
3
BE
18
2
PE
17
1
DS785UM1
FE
16
0